Datasheet 搜索 > 微处理器 > Freescale（飞思卡尔） > P2041NSE1MMB 数据手册 > P2041NSE1MMB 开发手册 1/138 页
￥ 1026.985
P2041NSE1MMB 开发手册 - Freescale（飞思卡尔）
制造商:
Freescale（飞思卡尔）
分类:
微处理器
封装:
BBGA-780
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P3P4P5P6P7P8P9P10P11P12P13P14Hot
原理图在P3
封装尺寸在P132P133
型号编码规则在P134P135
技术参数、封装参数在P1P3P4P5P6P7P8P9P10P11P12P13
电气规格在P37P38P39P40P41P42P43P44P45P46P47P48
型号编号列表在P134
导航目录
P2041NSE1MMB数据手册
Page:
of 138 Go
若手册格式错乱，请下载阅览PDF原文件
Freescale Semiconductor
Data Sheet: Technical Data
© 2010–2013 Freescale Semiconductor, Inc. All rights reserved.
The P2040 QorIQ integrated communication processor
combines four Power Architecture® processor cores with
high performance data path acceleration logic and network
and peripheral bus interfaces required for networking,
telecom/datacom, wireless infrastructure, and aerospace
applications.
This chip can be used for combined control, data path, and
application layer processing in routers, switches, base station
controllers, and general-purpose embedded computing. Its
high level of integration offers significant performance
benefits compared to multiple discrete devices, while also
greatly simplifying board design.
This chip includes the following functions and features:
• Four e500mc Power Architecture cores
– Three levels of instructions: User, supervisor, and
hypervisor
– Independent boot and reset
– Secure boot capability
• CoreNet fabric supporting coherent and non-coherent
transactions amongst CoreNet endpoints
• One 1 MB CoreNet platform cache with ECC
• CoreNet bridges between the CoreNet fabric the I/Os, data
path accelerators, and high and low speed peripheral
interfaces
• Five 1-Gigabit Ethernet controllers
– 2.5 Gbps SGMII interfaces
– RGMII interfaces
• One 64-bit DDR3 and DDR3L SDRAM memory
controller with ECC
• Multicore programmable interrupt controller
•Four I
2
C controllers
• Four 2-pin UARTs or two 4-pin UARTs
• Two 4-channel DMA engines
• Enhanced local bus controller (eLBC)
• Three PCI Express 2.0 controllers/ports
• Two serial RapidIO® controllers/ports (sRIO port)
supporting version 1.3 with features 2.1
• Two serial ATA (SATA 2.0) controllers
• Enhanced secure digital host controller (SD/MMC)
• Enhanced serial peripheral interface (eSPI)
• 2× high-speed USB 2.0 controllers with integrated PHYs
P2040 QorIQ
Integrated Processor
Hardware Specifications
Document Number: P2040EC
Rev. 2, 02/2013
P2040
FCPBGA–780
23 mm x 23 mm
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
