Datasheet 搜索 > DSP数字信号处理器 > TI（德州仪器） > TMS320C25FNLR 数据手册 > TMS320C25FNLR 开发手册 1/14 页
器件3D模型￥ 142.801
TMS320C25FNLR 开发手册 - TI（德州仪器）
制造商:
TI（德州仪器）
分类:
DSP数字信号处理器
封装:
PLCC-68
描述:
第二代数字信号处理器 SECOND-GENERATION DIGITAL SIGNAL PROCESSORS
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
原理图在P3
应用领域在P14
导航目录
TMS320C25FNLR数据手册
Page:
of 14 Go
若手册格式错乱，请下载阅览PDF原文件
Application Report
SPRAB25 – January 2009
How to Approach Inter-Core Communication on
TMS320C6474
Juergen Mathes ...............................................................................................................................
ABSTRACT
Today’s digital signal processor (DSP) architectures are confronted with the tough
requirement of addressing a wide-range of standards and meeting a cost-effective
performance/power trade-off. Increasing raw million instructions per second (MIPS)
performance just by running at a higher frequency is not possible anymore since
leakage is becoming a dominant factor with shrinking silicon geometries. One vector in
scaling modern processing architectures is the number of cores on a single piece of
silicon. It becomes crucial to find the sweet spot of performance and power
consumption.
Having said this, the question is how to ease the handling of the three cores that are
present on the C6474? What features are supported and how can they be used? How
do the cores communicate effectively with each other on the chip? How is scalability
allowed on board level? This application report offers some answers to those
questions.
Contents
1 Why Move Towards Multi-Core? ................................................................. 2
2 C6474 Architecture Overview ..................................................................... 2
3 Features That Support a Multi-Core Architecture on the C6474 ............................. 4
4 Software Support ................................................................................... 8
5 On-Board vs On-Chip Communication .......................................................... 9
6 References .......................................................................................... 9
Appendix A Example Scenarios ..................................................................... 10
List of Figures
1 C6474 Block Diagram .............................................................................. 3
2 Example of Two CPUs Trying to Access the Same Peripheral .............................. 5
3 Global/Local Memory Map for L2 ................................................................. 5
4 Example of Access Violation ...................................................................... 6
5 Event Architecture .................................................................................. 8
A-1 Proxied Memory Protection ...................................................................... 13
List of Tables
A-1 Comparison of Data Copy/Move vs Sharing .................................................. 11
C64x+, DSP/BIOS, TMS320C5000, TMS320C6000, Code Composer Studio, C6000 are trademarks of Texas Instruments.
RapidIO is a registered trademark of RapidIO Trade Association.
All other trademarks are the property of their respective owners.
SPRAB25 – January 2009 How to Approach Inter-Core Communication on TMS320C6474 1
Submit Documentation Feedback
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
