Web Analytics
Datasheet 搜索 > FPGA芯片 > Altera(阿尔特拉) > 5CSEBA6U23C7SN 数据手册 > 5CSEBA6U23C7SN 数据手册 3/96 页
5CSEBA6U23C7SN
1382.645
导航目录
5CSEBA6U23C7SN数据手册
Page:
of 96 Go
若手册格式错乱,请下载阅览PDF原文件
Maximum Allowed Overshoot and Undershoot Voltage
During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to –2.0 V for input currents less than
100 mA and periods shorter than 20 ns.
The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to
100% duty cycle.
For example, a signal that overshoots to 4.00 V can only be at 4.00 V for ~15% over the lifetime of the device; for a device lifetime of 10 years, this
amounts to 1.5 years.
CV-51002
2016.06.10
Maximum Allowed Overshoot and Undershoot Voltage
3
Cyclone V Device Datasheet
Altera Corporation
Send Feedback

5CSEBA6U23C7SN 数据手册

Altera(阿尔特拉)
96 页 / 1.33 MByte
Altera(阿尔特拉)
50 页 / 1.92 MByte
Altera(阿尔特拉)
38 页 / 0.36 MByte

5CSEBA6U23C7 数据手册

Altera(阿尔特拉)
Altera(阿尔特拉)
FPGA - 现场可编程门阵列 Cyclone V SE dual -core ARM Cortex-A9
Intel(英特尔)
Intel(英特尔)
Altera(阿尔特拉)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件