Web Analytics
Datasheet 搜索 > 锁存器 > NXP(恩智浦) > 74LVC573AD,118 数据手册 > 74LVC573AD,118 数据手册 1/20 页
74LVC573AD,118
器件3D模型
¥ 1.671
导航目录
  • 引脚图在P4
  • 典型应用电路图在P2P3
  • 封装尺寸在P12P13P14P15P16
  • 型号编码规则在P2
  • 功能描述在P1P5
  • 技术参数、封装参数在P18
  • 应用领域在P18
74LVC573AD,118数据手册
Page:
of 20 Go
若手册格式错乱,请下载阅览PDF原文件
1. General description
The 74LVC573A consists of eight D-type transparent latches, featuring separate D-type
inputs for each latch and 3-state true outputs for bus-oriented applications. A Latch
Enable (LE) input and an Output Enable (OE
) input are common to all internal latches.
When LE is HIGH, data at the Dn inputs enters the latches. In this condition, the latches
are transparent, that is, a latch output changes each time its corresponding D-input
changes. When LE is LOW, the latches store the information that was present at the
D-inputs one set-up time preceding the HIGH-to-LOW transition of LE.
When OE
is LOW, the contents of the eight latches are available at the outputs. When OE
is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE
input does
not affect the state of the latches.
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be
applied to the outputs. These features allow the use of these devices as translators in
mixed 3.3 V or 5 V applications.
The 74LVC573A is functionally identical to the 74LVC373A, but has a different pin
arrangement.
2. Features and benefits
5 V tolerant inputs/outputs, for interfacing with 5 V logic
Supply voltage range from 1.2 V to 3.6 V
CMOS low power consumption
Direct interface with TTL levels
High-impedance when V
CC
= 0 V
Flow-through pinout architecture
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
JESD8-C/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-B exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Specified from 40 C to +85 C and 40 C to +125 C
74LVC573A
Octal D-type transparent latch with 5 V tolerant
inputs/outputs; 3-state
Rev. 5 — 19 February 2013 Product data sheet

74LVC573AD,118 数据手册

NXP(恩智浦)
20 页 / 0.15 MByte
NXP(恩智浦)
206 页 / 0.21 MByte

74LVC573 数据手册

ON Semiconductor(安森美)
Nexperia(安世)
74LVC573APW,118 编带
NXP(恩智浦)
NXP  74LVC573APW,118  芯片, 锁存器, D型, 透明, 三态, TSSOP-20
Nexperia(安世)
74LVC573AD,118 编带
NXP(恩智浦)
74系列逻辑芯片/74LVC573APW
ST Microelectronics(意法半导体)
八路D型锁存器高性能 OCTAL D-TYPE LATCH HIGH PERFORMANCE
NXP(恩智浦)
NXP  74LVC573AD,118  芯片, 锁存器, D型, 透明, 三态, SOIC-20
Philips(飞利浦)
74系列逻辑芯片/74LVC573AD
Nexperia(安世)
74LVC 系列 3.3 V 3 态 八 D-型 透明 锁存器 - DHVQFN-20
NXP(恩智浦)
74LVC573A 系列 3.6 V 三态 八通道 D 型 透明 锁存器 - SOIC-20
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件