Datasheet 搜索 > AD转换器 > ADI（亚德诺） > AD7686BRMZ 数据手册 > AD7686BRMZ 数据手册 15/28 页
器件3D模型￥ 134.937
AD7686BRMZ 数据手册 - ADI（亚德诺）
制造商:
ADI（亚德诺）
分类:
AD转换器
封装:
MSOP-10
描述:
ANALOG DEVICES AD7686BRMZ 模数转换器, SAR, 16 bit, 500 kSPS, 单, 1.8 V, 5.8 V, MSOP
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
AD7686BRMZ数据手册
Page:
of 28 Go
若手册格式错乱，请下载阅览PDF原文件
Data Sheet AD7686
DRIVER AMPLIFIER CHOICE
Although the AD7686 is easy to drive, the driver amplifier
should meet the following requirements:
• The noise generated by the driver amplifier needs to be
kept as low as possible to preserve the SNR and transition
noise performance of the AD7686. Note that the AD7686
has a noise much lower than most of the other 16-bit
ADCs and, therefore, can be driven by a noisier amplifier
to meet a given system noise specification. The noise
coming from the amplifier is filtered by the AD7686 analog
input circuit 1-pole, low-pass filter made by R
IN
and C
IN
or
by the external filter, if one is used. Because the typical
noise of the AD7686 is 37 µV rms, the SNR degradation
due to the amplifier is
+
=
−
2
2
)
(
2
π
37
37
20log
N
3dB
LOSS
Ne
f
SNR
where:
f
–3dB
is the input bandwidth in MHz of the AD7686
(9 MHz) or the cutoff frequency of the input filter, if
one is used.
N is the noise gain of the amplifier (for example, 1 in buffer
configuration).
e
N
is the equivalent input noise voltage of the op amp,
in nV/√Hz.
• For ac applications, the driver should have a THD
performance commensurate with the AD7686. Figure 18
shows the THD vs. frequency that the driver should exceed.
• For multichannel multiplexed applications, the driver
amplifier and the AD7686 analog input circuit must settle a
full-scale step onto the capacitor array at a 16-bit level
(0.0015%). In the data sheet for the amplifier, settling at
0.1% to 0.01% is more commonly specified. This could
differ significantly from the settling time at a 16-bit level
and should be verified prior to driver selection.
Table 8. Recommended Driver Amplifiers
Amplifier Typical Application
ADA4841-x Very low noise and low power
AD8605, AD8615 5 V single-supply, low power
AD8655 5 V single-supply, low power
OP184 Low power, low noise, and low frequency
AD8021 Very low noise and high frequency
AD8022 Very low noise and high frequency
AD8519 Small, low power and low frequency
AD8031 High frequency and low power
VOLTAGE REFERENCE INPUT
The AD7686 voltage reference input, REF, has a dynamic input
impedance and should, therefore, be driven by a low impedance
source with efficient decoupling between the REF and GND
pins, as explained in the Layout section.
When REF is driven by a very low impedance source, such as a
reference buffer using the AD8031 or the AD8605, a 10 µF
(X5R, 0805 size) ceramic chip capacitor is appropriate for
optimum performance.
If an unbuffered reference voltage is used, the decoupling value
depends on the reference used. For instance, a 22 µF (X5R,
1206 size) ceramic chip capacitor is appropriate for optimum
performance using a low temperature drift ADR43x reference.
If desired, smaller reference decoupling capacitor values down
to 2.2 µF can be used with a minimal impact on performance,
especially DNL.
Regardless, there is no need for an additional lower value
ceramic decoupling capacitor, such as 100 nF, between the REF
and GND pins.
POWER SUPPLY
The AD7686 is specified at 4.5 V to 5.5 V. The device uses two
power supply pins: a core supply VDD and a digital input/
output interface supply VIO. VIO allows direct interface with
any logic between 1.8 V and VDD. To reduce the supplies
needed, the VIO and VDD can be tied together.
The AD7686 is independent of power supply sequencing
between VIO and VDD. Additionally, it is very insensitive to
power supply variations over a wide frequency range, as shown
in Figure 30, which represents PSRR over frequency.
02969-031
FREQUENCY
(kHz)
100001
100010 100
PSRR (dB)
1
10
100
90
80
70
60
50
40
30
VDD = 5V
Figure 30. PSRR vs. Frequency
Rev. C | Page 15 of 28
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
