Web Analytics
Datasheet 搜索 > Flash芯片 > Adesto Technologies > AT25DF081A-SH-T 数据手册 > AT25DF081A-SH-T 数据手册 3/53 页
AT25DF081A-SH-T
器件3D模型
¥ 9.188
导航目录
AT25DF081A-SH-T数据手册
Page:
of 53 Go
若手册格式错乱,请下载阅览PDF原文件
3
8715C–SFLSH–1/2013
AT25DF081A
2. Pin Descriptions and Pinouts
Table 2-1. Pin Descriptions
Symbol Name and Function
Asserted
State Type
CS
CHIP SELECT: Asserting the
CS pin selects the device. When the CS pin is deasserted, the
device will be deselected and normally be placed in standby mode (not Deep Power-Down
mode), and the SO pin will be in a high-impedance state. When the device is deselected,
data will not be accepted on the SI pin.
A high-to-low transition on the
CS pin is required to start an operation, and a low-to-high
transition is required to end an operation. When ending an internally self-timed operation
such as a program or erase cycle, the device will not enter the standby mode until the
completion of the operation.
Low Input
SCK
SERIAL CLOCK: This pin is used to provide a clock to the device and is used to control the
flow of data to and from the device. Command, address, and input data present on the SI pin
is always latched in on the rising edge of SCK, while output data on the SO pin is always
clocked out on the falling edge of SCK.
- Input
SI (SIO)
SERIAL INPUT (SERIAL INPUT/OUTPUT): The SI pin is used to shift data into the device.
The SI pin is used for all data input including command and address sequences. Data on the
SI pin is always latched in on the rising edge of SCK.
With the Dual-Output Read Array command, the SI pin becomes an output pin (SIO) to allow
two bits of data (on the SO and SIO pins) to be clocked out on every falling edge of SCK. To
maintain consistency with SPI nomenclature, the SIO pin will be referenced as SI throughout
the document with exception to sections dealing with the Dual-Output Read Array command
in which it will be referenced as SIO.
Data present on the SI pin will be ignored whenever the device is deselected (
CS is
deasserted).
- Input/Output
SO (SOI)
SERIAL OUTPUT (SERIAL OUTPUT/INPUT): The SO pin is used to shift data out from the
device. Data on the SO pin is always clocked out on the falling edge of SCK.
With the Dual-Input Byte/Page Program command, the SO pin becomes an input pin (SOI)
to allow two bits of data (on the SOI and SI pins) to be clocked in on every rising edge of
SCK. To maintain consistency with SPI nomenclature, the SOI pin will be referenced as SO
throughout the document with exception to sections dealing with the Dual-Input Byte/Page
Program command in which it will be referenced as SOI.
The SO pin will be in a high-impedance state whenever the device is deselected (
CS is
deasserted).
- Output/Input
WP
WRITE PROTECT: The
WP pin controls the hardware locking feature of the device. Please
refer to “Protection Commands and Features” on page 17 for more details on protection
features and the
WP pin.
The
WP pin is internally pulled-high and may be left floating if hardware controlled protection
will not be used. However, it is recommended that the
WP pin also be externally connected
to V
CC
whenever possible.
Low Input
HOLD
HOLD: The
HOLD pin is used to temporarily pause serial communication without
deselecting or resetting the device. While the
HOLD pin is asserted, transitions on the SCK
pin and data on the SI pin will be ignored, and the SO pin will be in a high-impedance state.
The
CS pin must be asserted, and the SCK pin must be in the low state in order for a Hold
condition to start. A Hold condition pauses serial communication only and does not have an
effect on internally self-timed operations such as a program or erase cycle. Please refer to
“Hold” on page 41 for additional details on the Hold operation.
The
HOLD pin is internally pulled-high and may be left floating if the Hold function will not be
used. However, it is recommended that the
HOLD pin also be externally connected to V
CC
whenever possible.
Low Input

AT25DF081A-SH-T 数据手册

Adesto Technologies
53 页 / 1.07 MByte
Adesto Technologies
54 页 / 1.08 MByte

AT25DF081 数据手册

ATMEL(爱特美尔)
Adesto Technologies
闪存, Standard, 串行NOR, 8Mbit, SPI, WSOIC-8
Adesto Technologies
8M bit SPI 接口存储器
Adesto Technologies
ADESTO TECHNOLOGIES  AT25DF081A-SSH-B  闪存, 8 Mbit, 100 MHz, SPI, SOIC, 8 引脚
Adesto Technologies
ADESTO TECHNOLOGIES  AT25DF081A-SH-B  闪存, 8 Mbit, 4K x 256字节, 100 MHz, SPI, SOIC, 8 引脚
Adesto Technologies
闪存, 串行NOR, 8 Mbit, SPI, UDFN, 8 引脚
Adesto Technologies
NOR闪存 8M, 2.7-3.6V, 100Mhz Serial Flash
ATMEL(爱特美尔)
ATMEL(爱特美尔)
ATMEL(爱特美尔)
Atmel### 快闪存储器闪存 IC 是非易失 RAM,必须按块写入/擦除。 它有限定的写入周期的次数,适用于不经常更改的程序存储。
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件