Web Analytics
Datasheet 搜索 > 微控制器 > Microchip(微芯) > AT32UC3L032-D3HT 数据手册 > AT32UC3L032-D3HT 数据手册 105/849 页
AT32UC3L032-D3HT
28.547
导航目录
AT32UC3L032-D3HT数据手册
Page:
of 849 Go
若手册格式错乱,请下载阅览PDF原文件
105
32099I–01/2012
AT32UC3L016/32/64
9.3 Block Diagram
Figure 9-1 presents the SAU integrated in an example system with a CPU, some memories,
some peripherals, and a bus system. The SAU is connected to both the Peripheral Bus (PB) and
the High Speed Bus (HSB). Configuration of the SAU is done via the PB, while memory
accesses are done via the HSB. The SAU receives an access on its HSB slave interface,
remaps it, checks that the channel is unlocked, and if so, initiates a transfer on its HSB master
interface to the remapped address.
The thin arrows in Figure 9-1 exemplifies control flow when using the SAU. The CPU wants to
read the RX Buffer in the USART. The MPU has been configured to protect all registers in the
USART from user mode access, while the SAU has been configured to remap the RX Buffer into
a memory space that is not protected by the MPU. This unprotected memory space is mapped
into the SAU HSB slave space. When the CPU reads the appropriate address in the SAU, the
SAU will perform an access to the desired RX buffer register in the USART, and thereafter return
the read results to the CPU. The return data flow will follow the opposite direction of the control
flow arrows in Figure 9-1.
Figure 9-1. SAU Block Diagram
SAU Channel
Bus master
MPU
CPU
Bus slave
USART
PWM
Bus slave Bus master
Bus slave
Flash
Bus slave
RAM
Bus bridge
SAU Configuration
Interrupt
request
High Speed Bus
SAU
Peripheral Bus

AT32UC3L032-D3HT 数据手册

Microchip(微芯)
849 页 / 12.23 MByte
Microchip(微芯)
3 页 / 0.12 MByte

AT32UC3L032D3 数据手册

ATMEL(爱特美尔)
Microchip(微芯)
32位微控制器 - MCU UC3L-32KB Flash 85C
Microchip(微芯)
ATMEL(爱特美尔)
ATMEL(爱特美尔)
Microchip(微芯)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件