Datasheet 搜索 > National Semiconductor（美国国家半导体） > DP83865 数据手册 > DP83865 数据手册 1/86 页
￥ 0
DP83865 数据手册 - National Semiconductor（美国国家半导体）
制造商:
National Semiconductor（美国国家半导体）
描述:
10/100/1000以太网物理层 10/100/1000 Ethernet Physical Layer
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P5P6P7P8P9P10P11P12P13P14P15P16Hot
原理图在P2P49P50P51P55P58P63P84
封装尺寸在P86
功能描述在P1P49P50P51P52P53P54P55P56P57P58P59
技术参数、封装参数在P71P72P73P74P75P76P77P78P79P80P81
应用领域在P1
电气规格在P71P72P73P74P75P76P77P78P79P80P81
导航目录
DP83865数据手册
Page:
of 86 Go
若手册格式错乱，请下载阅览PDF原文件
© 2004 National Semiconductor Corporation www.national.com
DP83865 Gig PHYTER® V 10/100/1000 Ethernet Physical Layer
October 2004
General Description
The DP83865 is a fully featured Physical Layer transceiver
with integrated PMD sublayers to support 10BASE-T,
100BASE-TX and 1000BASE-T Ethernet protocols.
The DP83865 is an ultra low power version of the DP83861
and DP83891. It uses advanced 0.18 um, 1.8 V CMOS
technology, fabricated at National Semiconductor’s South
Portland, Maine facility.
The DP83865 is designed for easy implementation of
10/100/1000 Mb/s Ethernet LANs. It interfaces directly to
Twisted Pair media via an external transformer. This device
interfaces directly to the MAC layer through the IEEE
802.3u Standard Media Independent Interface (MII), the
IEEE 802.3z Gigabit Media Independent Interface (GMII),
or Reduced GMII (RGMII).
The DP83865 is a fourth generation Gigabit PHY with field
proven architecture and performance. Its robust perfor-
mance ensures drop-in replacement of existing
10/100 Mbps equipment with ten to one hundred times the
performance using the existing networking infrastructure.
Applications
The DP83865 fits applications in:
■ 10/100/1000 Mb/s capable node cards
■ Switches with 10/100/1000 Mb/s capable ports
■ High speed uplink ports (backbone)
Features
■ Ultra low power consumption typically 1.1 watt
■ Fully compliant with IEEE 802.3 10BASE-T, 100BASE-
TX and 1000BASE-T specifications
■ Integrated PMD sublayer featuring adaptive equalization
and baseline wander compensation according to ANSI
X3.T12
■ 3.3 V or 2.5 V MAC interfaces:
■ IEEE 802.3u MII
■ IEEE 802.3z GMII
■ RGMII version 1.3
■ User programmable GMII pin ordering
■ IEEE 802.3u Auto-Negotiation and Parallel Detection
■ Fully Auto-Negotiates between 1000 Mb/s, 100 Mb/s,
and 10 Mb/s full duplex and half duplex devices
■ Speed Fallback mode to achieve quality link
■ Cable length estimator
■ LED support for activity, full / half duplex, link1000,
link100 and link10, user programmable (manual on/off),
or reduced LED mode
■ Supports 25 MHz operation with crystal or oscillator.
■ Requires only two power supplies, 1.8 V (core and
analog) and 2.5 V (analog and I/O). 3.3V is supported
as an alternative supply for I/O voltage
■ User programable interrupt
■ Supports Auto-MDIX at 10, 100 and 1000 Mb/s
■ Supports JTAG (IEEE1149.1)
■ 128-pin PQFP package (14mm x 20mm)
SYSTEM DIAGRAM
MAGNETICS
DP83865
10/100/1000 Mb/s
ETHERNET PHYSICAL LAYER
25 MHz
crystal or oscillator
STATUS
LEDs
DP83820
10/100/1000 Mb/s
ETHERNET MAC
MII
GMII
RGMII
10BASE-T
100BASE-TX
1000BASE-T
RJ-45
DP83865 Gig PHYTER
®
V
10/100/1000 Ethernet Physical Layer
PHYTER® is a registered trademark of National Semiconductor Corporation
查询DP83865供应商 捷多邦，专业PCB打样工厂，24小时加急出货
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
