Datasheet 搜索 > EEPROM芯片 > Altera（阿尔特拉） > EPCS64SI16N 数据手册 > EPCS64SI16N 数据手册 36/40 页
器件3D模型￥ 112.692
EPCS64SI16N 数据手册 - Altera（阿尔特拉）
制造商:
Altera（阿尔特拉）
分类:
EEPROM芯片
封装:
SOIC-16
描述:
EPCx 配置存储器这些 EPCx 非易失存储器存储配置数据，用于基于 SRAM 的现场可编程逻辑阵列 (FPGA)。### 配置存储器，Altera
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
EPCS64SI16N数据手册
Page:
of 40 Go
若手册格式错乱，请下载阅览PDF原文件
Page 36 Pin Information
Serial Configuration (EPCS) Devices Datasheet April 2014 Altera Corporation
Table 23 lists the pin description of the EPCS device.
Table 23. EPCS Device Pin Description
Pin
Nam
e
Pin Number
i
n 8-Pin
SOIC
Package
Pin Number
in 16-Pin
SOIC
Package
Pin Type Description
DATA
2 8 Output
The
DATA
output signal transfers data serially out of the EPCS device
to the FPGA during the read operation or configuration. During the
read operation or configuration, the EPCS device is enabled by pulling
the
nCS
signal low. The
DATA
signal transitions on the falling edge of
the
DCLK
signal.
ASDI
5 15 Input
The
ASDI
signal is used to transfer data serially into the EPCS device.
This pin are also receiving data that are programmed into the EPCS
device. Data is latched on the rising edge of the
DCLK
signal.
nCS
1 7 Input
The
nCS
signal toggles at the beginning and the end of a valid
instruction. When this signal goes high, the device is deselected and
the
DATA
pin is tri-stated. When this signal goes low, the device is
enabled and in an active mode. After power up, the EPCS device
requires a falling edge on the
nCS
signal before the EPCS device
begins any operation.
DCLK
6 16 Input
The FPGA provides the
DCLK
signal. This signal provides the timing
for the serial interface. The data presented on the
ASDI
pin is latched
to the EPCS device on the rising edge of the
DCLK
signal. The data on
the
DATA
pin changes after the falling edge of the
DCLK
signal and is
latched into the FPGA on the next falling edge of the
DCLK
signal.
V
CC
3, 7, 8 1, 2, 9 Power Connect the power pins to a 3.3-V power supply.
GND
4 10 GND Ground pin.
Figure 23 shows the layout recommendation for vertical migration from the EPCS1
device to the EPCS128 device.
Figure 23. Layout Recommendation for Vertical Migration from the EPCS1 Device to the EPCS128
Device
Pin 1 ID
Pin 1 ID
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
