Datasheet 搜索 > CPLD芯片 > Altera（阿尔特拉） > EPM7032AELC44-10N 数据手册 > EPM7032AELC44-10N 数据手册 1/6 页
器件3D模型￥ 7.435
EPM7032AELC44-10N 数据手册 - Altera（阿尔特拉）
制造商:
Altera（阿尔特拉）
分类:
CPLD芯片
封装:
PLCC-44
描述:
Altera### 复杂可编程逻辑器件 (CPLD)
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
应用领域在P6
导航目录
EPM7032AELC44-10N数据手册
Page:
of 6 Go
若手册格式错乱，请下载阅览PDF原文件
Altera Corporation 1
ES-MAXVCCINT-2.0 Preliminary
Errata Sheet
MAX 7000AE, MAX 7000B, &
MAX 3000A Devices
Introduction
This errata sheet provides updated information on MAX
®
7000AE, MAX
7000B, and MAX 3000A devices, addresses known device issues, and
includes workarounds for those issues. Refer to Table 1.
MAX 7000B I/O
Current During
Power
Sequencing
Altera has identified that specific power sequence situations involving
slow rise times on V
CCIO
or I/O pin voltage may cause MAX 7000B I/O
pins to source/sink current before V
CCINT
is ramped. These conditions
can violate the hot-socketing definition which indicates that these pins
should be tri-stated during power-up and should not source/sink more
than 300 μA of current per pin. There are two different power sequence
situations where I/O pins may source or sink current greater than 300 μA.
Table 2 describes the two power sequence issues and their possible
workarounds.
Table 1. MAX 7000AE, MAX 7000B, & MAX 3000A Device Family Issues
Issue Affected Devices
Specific power sequence situations
involving slow rise times for V
CCIO
or I/O
pin voltage can cause I/O source/sink
current greater than 300
μA during
power-up.(1) (2)
MAX 7000B
Fast V
CCINT
rise times may lead to I/O
pin transients during power-up. (1) (2)
MAX 7000AE
MAX 3000A
MAX 7000B
Notes to Ta b le 1 :
(1) MAX 9000, MAX 7000, MAX 7000E, MAX 7000S, MAX 7000A (MAX 7128A and
MAX 7256A) devices are not hot-socket capable devices and, therefore, have an
undefined I/O state during power-up.
(2) Altera is offering permanent recommendations and workarounds for this issue.
December 2005, ver. 2.0
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
