Datasheet 搜索 > 逻辑芯片 > NXP(恩智浦) > HEF4011BP,652 数据手册 > HEF4011BP,652 数据手册 1/11 页
器件3D模型
¥ 2.781
HEF4011BP,652 数据手册 - NXP(恩智浦)
制造商:
NXP(恩智浦)
分类:
逻辑芯片
封装:
DIP-14
描述:
4000 系列逻辑门,NXP Semiconductors ### 4000 CMOS 逻辑系列,NXP SemiconductorsCMOS 系列设备 宽工作电压范围:3 至 18V
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
HEF4011BP,652数据手册
Page:
of 11 Go
若手册格式错乱,请下载阅览PDF原文件
1. General description
The HEF4011B is a quad 2-input NAND gate. The outputs are fully buffered for the
highest noise immunity and pattern insensitivity to output impedance.
It operates over a recommended V
DD
power supply range of 3 V to 15 V referenced to V
SS
(usually ground). Unused inputs must be connected to V
DD
, V
SS
, or another input.
2. Features and benefits
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
Specified from 40 C to +125 C
Complies with JEDEC standard JESD 13-B
Inputs and outputs are protected against electrostatic effects
3. Ordering information
4. Functional diagram
HEF4011B
Quad 2-input NAND gate
Rev. 6 — 10 December 2015 Product data sheet
Table 1. Ordering information
All types operate from
40
C to +125
C
Type number Package
Name Description Version
HEF4011BT SO14 plastic small outline package; 14 leads; body width 3.9 mm SOT108-1
Fig 1. Functional diagram Fig 2. Logic diagram (one gate)
DDQ
%
$
<
%
$
<
%
$
<
%
$
<
DDQ
Q<
Q$
Q%
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件