Web Analytics
Datasheet 搜索 > 微控制器 > TI(德州仪器) > LM3S6965-IQC50-A2 数据手册 > LM3S6965-IQC50-A2 数据手册 3/761 页
LM3S6965-IQC50-A2
器件3D模型
319.789
导航目录
LM3S6965-IQC50-A2数据手册
Page:
of 761 Go
若手册格式错乱,请下载阅览PDF原文件
Table of Contents
Revision History ............................................................................................................................. 25
About This Document .................................................................................................................... 32
Audience .............................................................................................................................................. 32
About This Manual ................................................................................................................................ 32
Related Documents ............................................................................................................................... 32
Documentation Conventions .................................................................................................................. 33
1 Architectural Overview .......................................................................................... 35
1.1 Product Features .......................................................................................................... 35
1.2 Target Applications ........................................................................................................ 44
1.3 High-Level Block Diagram ............................................................................................. 44
1.4 Functional Overview ...................................................................................................... 46
1.4.1 ARM Cortex™-M3 ......................................................................................................... 46
1.4.2 Motor Control Peripherals .............................................................................................. 47
1.4.3 Analog Peripherals ........................................................................................................ 48
1.4.4 Serial Communications Peripherals ................................................................................ 48
1.4.5 System Peripherals ....................................................................................................... 50
1.4.6 Memory Peripherals ...................................................................................................... 51
1.4.7 Additional Features ....................................................................................................... 51
1.4.8 Hardware Details .......................................................................................................... 52
2 The Cortex-M3 Processor ...................................................................................... 53
2.1 Block Diagram .............................................................................................................. 54
2.2 Overview ...................................................................................................................... 55
2.2.1 System-Level Interface .................................................................................................. 55
2.2.2 Integrated Configurable Debug ...................................................................................... 55
2.2.3 Trace Port Interface Unit (TPIU) ..................................................................................... 56
2.2.4 Cortex-M3 System Component Details ........................................................................... 56
2.3 Programming Model ...................................................................................................... 57
2.3.1 Processor Mode and Privilege Levels for Software Execution ........................................... 57
2.3.2 Stacks .......................................................................................................................... 57
2.3.3 Register Map ................................................................................................................ 58
2.3.4 Register Descriptions .................................................................................................... 59
2.3.5 Exceptions and Interrupts .............................................................................................. 72
2.3.6 Data Types ................................................................................................................... 72
2.4 Memory Model .............................................................................................................. 72
2.4.1 Memory Regions, Types and Attributes ........................................................................... 74
2.4.2 Memory System Ordering of Memory Accesses .............................................................. 74
2.4.3 Behavior of Memory Accesses ....................................................................................... 74
2.4.4 Software Ordering of Memory Accesses ......................................................................... 75
2.4.5 Bit-Banding ................................................................................................................... 76
2.4.6 Data Storage ................................................................................................................ 78
2.4.7 Synchronization Primitives ............................................................................................. 79
2.5 Exception Model ........................................................................................................... 80
2.5.1 Exception States ........................................................................................................... 81
2.5.2 Exception Types ............................................................................................................ 81
2.5.3 Exception Handlers ....................................................................................................... 84
3July 15, 2014
Texas Instruments-Production Data
Stellaris
®
LM3S6965 Microcontroller

LM3S6965-IQC50-A2 数据手册

TI(德州仪器)
761 页 / 4.64 MByte
TI(德州仪器)
761 页 / 5.41 MByte
TI(德州仪器)
18 页 / 0.61 MByte

LM3S6965IQC50 数据手册

TI(德州仪器)
ARM MCU微控制单元, Stellaris Family LM3S Series Microcontrollers, ARM 皮质-M3, 32位, 50 MHz, 256 KB, 64 KB
TI(德州仪器)
TI(德州仪器)
TEXAS INSTRUMENTS  LM3S6965-IQC50-A2  微控制器, 32位, ARM 皮质-M3, 50 MHz, 256 KB, 64 KB, 100 引脚, LQFP
TI(德州仪器)
的Stellaris LM3S6965微控制器 Stellaris LM3S6965 Microcontroller
TI(德州仪器)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件