Datasheet 搜索 > 微处理器 > NXP（恩智浦） > LS1020AXE7MQB 数据手册 > LS1020AXE7MQB 数据手册 2/3 页
￥ 379.941
LS1020AXE7MQB 数据手册 - NXP（恩智浦）
制造商:
NXP（恩智浦）
分类:
微处理器
封装:
FCBGA-525
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
原理图在P2
应用领域在P1P2
导航目录
LS1020AXE7MQB数据手册
Page:
of 3 Go
若手册格式错乱，请下载阅览PDF原文件
QorIQ LS1020A BLOCK DIAGRAM
QorIQ LS1022A BLOCK DIAGRAM
UNPARALLELED INTEGRATION
The QorIQ LS1020A and LS1022A
devices are engineered to deliver
outstanding efficiency, delivering over
7,000 Coremarks, and were designed
specifically to enable a new class of
power-sensitive applications by bringing
together highly efficient ARM
®
cores and
over twenty years of NXP
®
networking
expertise and to offer the highest level
of integration under 3 W. With ECC
protection on both L1 and L2 caches,
Secure Boot and ARM TrustZone, QUICC
Engine support (on LS1020A), USB 3.0
(on LS1020A), and a broad assortment
of peripheral and I/O features, these
processors devices are purpose-built for
multicore platforms that must perform
more securely, intelligently and efficiently
without sacrificing performance.
SYSTEM INTERFACES AND
NETWORKING
A four-lane, 6 GHz multi-protocol
SerDes provides support for high-speed
interfaces, including up to three Gigabit
Ethernet ports with IEEE
®
1588 support,
dual DMA- controlled PCI Express
®
generation 2.0 ports and a single SATA
3.0 port. The QorIQ LS1020A also
features dual USB controllers—one
supporting SuperSpeed USB 3.0 with
an integrated PHY, the other supporting
USB2.0 functions. Additional interfaces
include QuadSPI, IFC and support
for SD/MMC. For network audio
applications, the LS1020A also includes
support for both ASRC and SPDF. For
power-constrained applications, the
LS1022A provides support for CAN
and UART-based industrial protocols.
Serial IO includes three I2C and two SPI
interfaces on both the LS1020A
and LS1022A.
COMPLETE ENABLEMENT, RICH
ECOSYSTEM
For customer evaluation, the QorIQ
LS1020A and LS1022A processors
are supported by the TWR-LS1021A
development platform, based on
the modular Freescale Tower System
that features an integrated on-board
probe for further cost savings. The
TWRLS1021A evaluation boards include a
Linux
®
3.12 software development
kit, with optimized drivers to support
peripherals and a free 90-day evaluation
license for CodeWarrior for ARM
development tools.
All QorIQ LS series devices are
supported by our extensive third-
party ecosystem, the largest and most
established in the communications
market. In conjunction with our expertise
and worldwide support infrastructure, the
ecosystem helps customers accelerate
their migration from both competitive
solutions and from legacy Freescale
devices, preserve investment costs and
reduce time to market.
CODEWARRIOR DEVELOPMENT
SUITES FOR NETWORKED
APPLICATIONS
LS Tower Suite Level: This suite was
created to give you an economic, yet
complete full-featured development tool
for QorIQ LS development when the
LS part is in a Freescale Tower Board
configuration. The tools in this suite have
no limitations other than they will only
work with the Tower Board.
Developer Suite Level: This suite is
the primary suite for customers who
develop with multicore processors built
on Power Architecture including, QorIQ
Core Complex Basic Peripherals and Interconnect Accelerators and Memory Control Networking Elements
Cache Coherent Interconnect (CCI 400)
DDR3L/4
Memory
Controller
uQE
(HDLC,
TDM,
PB)
Security
(XoR,
CRC)
128 KB
SRAM
512 KB Coherent L2 Cache
32 KB
D Cache
32 KB
I Cache
32 KB
D Cache
32 KB
I Cache
System Interfaces
System Control
QuadSPI Flash
1x SD/MMC
2x DUART, 6x LP UART
Security Monitor
Security Fuses
Power Management
DMA
3x I
2
C, 2x SPI, GPIO
USB 2.0
FlexTimer, PWM
USB 3.0 w/ PHY
Audio Subsystem:
4x I
2
S, ASRC, SPDIF
Ethernet
Ethernet
Ethernet
PCIe 2.0
PCIe 2.0
4-Lane 6 GHz SerDes
SATA 3.0
ARM
®
Cortex
®
-A7
Core
NEONFPU
ARM
®
Cortex
®
-A7
Core
NEONFPU
IFC Flash
Internal Boot ROM
Core Complex Basic Peripherals and Interconnect Accelerators and Memory Control Networking Elements
Cache Coherent Interconnect (CCI 400)
DDR3L/4
Memory
Controller
Security
(XoR,
CRC)
128 KB
SRAM
512 KB Coherent L2 Cache
32 KB
D Cache
32 KB
I Cache
32 KB
D Cache
32 KB
I Cache
System Interfaces
System Control
QuadSPI Flash
2x DUART, 6x LP UART
3x I
2
C, 2x SPI, GPIO
Security Monitor
Security Fuses
Power Management
DMA
4x CAN, FlexTimer, PWM
USB 2.0
Audio Subsystem:
4x I
2
S, ASRC, SPDIF
ARM
®
Cortex
®
-A7
Core
NEONFPU
ARM
®
Cortex
®
-A7
Core
NEONFPU
IFC Flash
Internal Boot ROM
Ethernet
Ethernet
PCIe 2.0
1-Lane 5 GHz
SerDes
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
