Datasheet 搜索 > 微控制器 > Freescale（飞思卡尔） > MC9S12XDP512CAL 数据手册 > MC9S12XDP512CAL 数据手册 808/1348 页
器件3D模型￥ 148.14
MC9S12XDP512CAL 数据手册 - Freescale（飞思卡尔）
制造商:
Freescale（飞思卡尔）
分类:
微控制器
封装:
LQFP-112
描述:
16位微控制器 - MCU 9S12XDP512 TSMC3 GENERAL
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P49P50P51P694P746P808P809P810P811P812P813P814Hot
典型应用电路图在P98P1268
原理图在P34P35P36P81P120P125P126P160P161P185P310P351
封装尺寸在P1288P1289P1290P1291
型号编码规则在P1306
封装信息在P1243
功能描述在P98P122P152P180P202P350P380P409P421P456P493P528
技术参数、封装参数在P1239
电气规格在P122P799P1237P1238P1239P1240P1241P1242P1243P1244P1245P1246
型号编号列表在P1306
导航目录
MC9S12XDP512CAL数据手册
Page:
of 1348 Go
若手册格式错乱，请下载阅览PDF原文件
Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)
MC9S12XDP512 Data Sheet, Rev. 2.21
810 Freescale Semiconductor
22.2 External Signal Description
This section lists and describes the signals that do connect off-chip.
22.2.1 Signal Properties
Table 22-1 shows all the pins and their functions that are controlled by the PIM. Refer to Section 22.4,
“Functional Description” for the availability of the individual pins in the different package options.
NOTE
If there is more than one function associated with a pin, the priority is
indicated by the position in the table from top (highest priority) to bottom
(lowest priority).
Table 22-1. Pin Functions and Priorities (Sheet 1 of 7)
Port Pin Name
Pin Function
and Priority
I/O Description
Pin Function
after Reset
— BKGD MODC
1
I MODC input during RESET BKGD
BKGD I/O S12X_BDM communication pin
A PA[7:0] ADDR[15:8]
mux
IVD[15:8]
2
O High-order external bus address output
(multiplexed with IVIS data)
Mode
dependent
3
GPIO I/O General-purpose I/O
B PB[7:1] ADDR[7:1]
mux
IVD[7:1]
2
O Low-order external bus address output
(multiplexed with IVIS data)
Mode
dependent
3
GPIO I/O General-purpose I/O
PB[0] ADDR[0]
mux
IVD0
2
O Low-order external bus address output
(multiplexed with IVIS data)
UDS O Upper data strobe
GPIO I/O General-purpose I/O
C PC[7:0] DATA[15:8] I/O High-order bidirectional data input/output
Configurable for reduced input threshold
Mode
dependent
3
GPIO I/O General-purpose I/O
D PD[7:0] DATA[7:0] I/O Low-order bidirectional data input/output
Configurable for reduced input threshold
Mode
dependent
3
GPIO I/O General-purpose I/O
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
