Datasheet 搜索 > AMD（超微半导体） > PALCE22V10-5JC/5 数据手册 > PALCE22V10-5JC/5 数据手册 1/27 页
￥ 0
PALCE22V10-5JC/5 数据手册 - AMD（超微半导体）
制造商:
AMD（超微半导体）
封装:
QCCJ
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
PALCE22V10-5JC/5数据手册
Page:
of 27 Go
若手册格式错乱，请下载阅览PDF原文件
Publication# 16564 Rev. D Amendment/0
Issue Date: February 1996
2-217
PALCE22V10 Family
24-Pin EE CMOS Versatile PAL Device
FINAL
COM’L: H-5/7/10/15/25, Q-10/15/25
IND: H-10/15/20/25
DISTINCTIVE CHARACTERISTICS
■ As fast as 5-ns propagation delay and
142.8 MHz f
MAX
(external)
■ Low-power EE CMOS
■ 10 macrocells programmable as registered or
combinatorial, and active high or active low to
match application needs
■ Varied product term distribution allows up to
16 product terms per output for complex
functions
■ Peripheral Component Interconnect (PCI)
compliant (-5/-7/-10)
■ Global asynchronous reset and synchronous
preset for initialization
■ Power-up reset for initialization and register
preload for testability
■ Extensive third-party software and programmer
support through FusionPLD partners
■ 24-pin SKINNYDIP, 24-pin SOIC, 24-pin Flat-
pack and 28-pin PLCC and LCC packages save
space
■ 5-ns and 7.5-ns versions utilize split lead-
frames for improved performance
GENERAL DESCRIPTION
The PALCE22V10 provides user-programmable logic
for replacing conventional SSI/MSI gates and flip-flops
at a reduced chip count.
The PAL device implements the familiar Boolean logic
transfer function, the sum of products. The PAL device
is a programmable AND array driving a fixed OR array.
The AND array is programmed to create custom product
terms, while the OR array sums selected terms at the
outputs.
The product terms are connected to the fixed OR array
with a varied distribution from 8 to16 across the outputs
(see Block Diagram). The OR sum of the products feeds
the output macrocell. Each macrocell can be pro-
grammed as registered or combinatorial, and active
high or active low. The output configuration is
determined by two bits controlling two multiplexers in
each macrocell.
AMD’s FusionPLD program allows PALCE22V10 de-
signs to be implemented using a wide variety of popular
industry-standard design tools. By working closely with
the FusionPLD partners, AMD certifies that the tools
provide accurate, quality support. By ensuring that third-
party tools are available, costs are lowered because a
designer does not have to buy a complete set of new
tools for each device. The FusionPLD program also
greatly reduces design time since a designer can use a
tool that is already installed and familiar.
BLOCK DIAGRAM
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
RESET
PRESET
CLK/I
0
1
I
1
- I
11
11
810121416161412108
I/O
0
I/O
1
I/O
2
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
I/O
8
I/O
9
16564D-1
Programmable
AND Array
(44 x 132)
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
