Datasheet 搜索 > Lattice Semiconductor（莱迪思） > PALCE22V10H-15JI/5 数据手册 > PALCE22V10H-15JI/5 数据手册 1/34 页
器件3D模型￥ 1.809
PALCE22V10H-15JI/5 数据手册 - Lattice Semiconductor（莱迪思）
制造商:
Lattice Semiconductor（莱迪思）
封装:
PLCC
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
PALCE22V10H-15JI/5数据手册
Page:
of 34 Go
若手册格式错乱，请下载阅览PDF原文件
Publication#
16564
Rev:
E
Amendment/
0
Issue Date:
November 1998
COM'L: -25 IND: -15/25
PALCE22V10 and PALCE22V10Z
Families
24-Pin EE CMOS (Zero Power) Versatile PAL Device
DISTINCTIVE CHARACTERISTICS
◆
As fast as 5-ns propagation delay and 142.8 MHz f
MAX
(external)
◆
Low-power EE CMOS
◆
10 macrocells programmable as registered or combinatorial, and active high or active low to
match application needs
◆
Varied product term distribution allows up to 16 product terms per output for complex
functions
◆
Peripheral Component Interconnect (PCI) compliant (-5/-7/-10)
◆
Global asynchronous reset and synchronous preset for initialization
◆
Power-up reset for initialization and register preload for testability
◆
Extensive third-party software and programmer support
◆
24-pin SKINNY DIP, 24-pin SOIC, and 28-pin PLCC
◆
5-ns and 7.5-ns versions utilize split leadframes for improved performance
GENERAL DESCRIPTION
The PALCE22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and
flip-flops at a reduced chip count.
The PALCE22V10Z is an advanced PAL
®
device built with zero-power, high-speed, electrically-
erasable CMOS technology. It provides user-programmable logic for replacing conventional zero-
power CMOS SSI/MSI gates and flip-flops at a reduced chip count.
The PALCE22V10Z provides zero standby power and high speed. At 30 µA maximum standby
current, the PALCE22V10Z allows battery-powered operation for an extended period.
The PAL device implements the familiar Boolean logic transfer function, the sum of products. The
PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed
to create custom product terms, while the OR array sums selected terms at the outputs.
The product terms are connected to the fixed OR array with a varied distribution from 8 to16 across
the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each
macrocell can be programmed as registered or combinatorial, and active-high or active low. The
output configuration is determined by two bits controlling two multiplexers in each macrocell.
COM'L: H-5/7/10/15/25,Q-10/15/25 IND: H-10/15/20/25
PALCE22V10Z
PALCE22V10
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
