Web Analytics
Datasheet 搜索 > 微控制器 > Microchip(微芯) > PIC18F45K20T-I/PT 数据手册 > PIC18F45K20T-I/PT 数据手册 138/440 页
PIC18F45K20T-I/PT
器件3D模型
7.442
导航目录
PIC18F45K20T-I/PT数据手册
Page:
of 440 Go
若手册格式错乱,请下载阅览PDF原文件
PIC18F2XK20/4XK20
DS40001303H-page 138 2010-2015 Microchip Technology Inc.
11.3 Compare Mode
In Compare mode, the 16-bit CCPRx register value is
constantly compared against either the TMR1 or TMR3
register pair value. When a match occurs, the CCPx pin
can be:
driven high
driven low
toggled (high-to-low or low-to-high)
remain unchanged (that is, reflects the state of the
I/O latch)
The action on the pin is based on the value of the mode
select bits (CCPxM<3:0>). At the same time, the inter-
rupt flag bit, CCPxIF, is set.
11.3.1 CCP PIN CONFIGURATION
The user must configure the CCPx pin as an output by
clearing the appropriate TRIS bit.
11.3.2 TIMER1/TIMER3 MODE SELECTION
Timer1 and/or Timer3 must be running in Timer mode
or Synchronized Counter mode if the CCP module is
using the compare feature. In Asynchronous Counter
mode, the compare operation will not work reliably.
11.3.3 SOFTWARE INTERRUPT MODE
When the Generate Software Interrupt mode is chosen
(CCPxM<3:0> = 1010), the corresponding CCPx pin is
not affected. Only the CCPxIF interrupt flag is affected.
11.3.4 SPECIAL EVENT TRIGGER
Both CCP modules are equipped with a Special Event
Trigger. This is an internal hardware signal generated
in Compare mode to trigger actions by other modules.
The Special Event Trigger is enabled by selecting
the Compare Special Event Trigger mode
(CCPxM<3:0> = 1011).
For either CCP module, the Special Event Trigger resets
the timer register pair for whichever timer resource is
currently assigned as the module’s time base. This
allows the CCPRx registers to serve as a programmable
period register for either timer.
The Special Event Trigger for CCP2 can also start an
A/D conversion. In order to do this, the A/D converter
must already be enabled.
FIGURE 11-2: COMPARE MODE OPERATION BLOCK DIAGRAM
Note: Clearing the CCPxCON register will force
the CCPx compare output latch (depend-
ing on device configuration) to the default
low level. This is not the PORTB or
PORTC I/O data latch.
CCPR1H CCPR1L
TMR1H TMR1L
Comparator
Q
S
R
Output
Logic
Special Event Trigger
Set CCP1IF
CCP1 pin
TRIS
CCP1CON<3:0>
Output Enable
TMR3H TMR3L
CCPR2H CCPR2L
Comparator
1
0
T3CCP2
T3CCP1
Set CCP2IF
1
0
Compare
4
(Timer1/Timer3 Reset)
Q
S
R
Output
Logic
Special Event Trigger
CCP2 pin
TRIS
CCP2CON<3:0>
Output Enable
4
(Timer1/Timer3 Reset, A/D Trigger)
Match
Compare
Match

PIC18F45K20T-I/PT 数据手册

Microchip(微芯)
440 页 / 5.21 MByte
Microchip(微芯)
78 页 / 3.18 MByte
Microchip(微芯)
42 页 / 0.49 MByte
Microchip(微芯)
18 页 / 0.53 MByte

PIC18F45K20 数据手册

Microchip(微芯)
MICROCHIP  PIC18F45K20-I/PT  微控制器, 8位, 闪存, AEC-Q100, PIC18FxxKxx, 64 MHz, 32 KB, 1.5 KB, 44 引脚, TQFP
Microchip(微芯)
MICROCHIP  PIC18F45K20-I/P  微控制器, 8位, 闪存, AEC-Q100, PIC18FxxKxx, 64 MHz, 32 KB, 1.5 KB, 40 引脚, DIP
Microchip(微芯)
MICROCHIP  PIC18F45K20-I/ML  微控制器, 8位, 闪存, AEC-Q100, PIC18FxxKxx, 64 MHz, 32 KB, 1.5 KB, 44 引脚, QFN
Microchip(微芯)
MICROCHIP  PIC18F45K20-E/PT  芯片, 微控制器, 8位, PIC18F, 64MHZ, TQFP-44
Microchip(微芯)
PIC18 系列 1536 B RAM 32 kB 闪存 8位 微控制器 - TQFP-44
Microchip(微芯)
PIC18F 系列 32 kB 闪存 1.5 kB SRAM 表面贴装 32-位 微控制器 - UQFN-40
Microchip(微芯)
8位 MCU微控制单元, PIC18 Family PIC18F K2x Series Microcontrollers, 64 MHz, 32 KB, 1.5 KB, 44 引脚, QFN
Microchip(微芯)
28 /40/ 44引脚闪存单片机采用纳瓦XLP技术 28/40/44-Pin Flash Microcontrollers with nanoWatt XLP Technology
Microchip(微芯)
28 /40/ 44引脚闪存单片机采用纳瓦XLP技术 28/40/44-Pin Flash Microcontrollers with nanoWatt XLP Technology
Microchip(微芯)
PIC 64MHz 闪存:16K@x16bit RAM:1.5KB
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件