Web Analytics
Datasheet 搜索 > 电池管理芯片 > TI(德州仪器) > SN6501QDBVRQ1 数据手册 > SN6501QDBVRQ1 数据手册 12/34 页
SN6501QDBVRQ1
7.576
导航目录
SN6501QDBVRQ1数据手册
Page:
of 34 Go
若手册格式错乱,请下载阅览PDF原文件
C
CR
1
CR
2
Q
1
Q
2
V
IN
V
OUT
R
L
C
CR
1
CR
2
Q
1
Q
2
V
IN
V
OUT
R
L
SN6501-Q1
SLLSEF3A JUNE 2013REVISED SEPTEMBER 2014
www.ti.com
Overview (continued)
The output frequency of the oscillator is divided down by an asynchronous divider that provides two
complementary output signals with a 50% duty cycle. A subsequent break-before-make logic inserts a dead-time
between the high-pulses of the two signals. The resulting output signals, present the gate-drive signals for the
output transistors. As shown in the functional block diagram, before either one of the gates can assume logic
high, there must be a short time period during which both signals are low and both transistors are high-
impedance. This short period, known as break-before-make time, is required to avoid shorting out both ends of
the primary.
8.2 Functional Block Diagram
8.3 Feature Description
8.3.1 Push-Pull Converter
Push-pull converters require transformers with center-taps to transfer power from the primary to the secondary
(see Figure 37).
Figure 37. Switching Cycles of a Push-Pull Converter
When Q
1
conducts, V
IN
drives a current through the lower half of the primary to ground, thus creating a negative
voltage potential at the lower primary end with regards to the V
IN
potential at the center-tap.
At the same time the voltage across the upper half of the primary is such that the upper primary end is positive
with regards to the center-tap in order to maintain the previously established current flow through Q
2
, which now
has turned high-impedance. The two voltage sources, each of which equaling V
IN
, appear in series and cause a
voltage potential at the open end of the primary of 2×V
IN
with regards to ground.
Per dot convention the same voltage polarities that occur at the primary also occur at the secondary. The
positive potential of the upper secondary end therefore forward biases diode CR
1
. The secondary current starting
from the upper secondary end flows through CR
1
, charges capacitor C, and returns through the load impedance
R
L
back to the center-tap.
12 Submit Documentation Feedback Copyright © 2013–2014, Texas Instruments Incorporated
Product Folder Links: SN6501-Q1

SN6501QDBVRQ1 数据手册

TI(德州仪器)
34 页 / 1.74 MByte

SN6501 数据手册

TI(德州仪器)
TEXAS INSTRUMENTS  SN6501DBVR  芯片, 变压器驱动器, 410KHZ, SOT-23-5 新
TI(德州仪器)
TEXAS INSTRUMENTS  SN6501DBVT  芯片, 变压器驱动器, 5V, 0.35A, 5SOT23
TI(德州仪器)
TEXAS INSTRUMENTS  SN6501QDBVRQ1  芯片, 变压器驱动器, AEC-Q100, SOT-23-5
TI(德州仪器)
TEXAS INSTRUMENTS  SN6501-MULXFMR-EVM  评估模块, SN6501, 高初级侧电流驱动, 低纹波的整流输出
TI(德州仪器)
电源管理IC开发工具 SN6501-5 Eval Mod
TI(德州仪器)
电源管理IC开发工具 SN6501-3 Eval Mod
TI(德州仪器)
TI(德州仪器)
用于隔离电源的变压器驱动器,SN6501-Q1
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件