Datasheet 搜索 > ST Microelectronics（意法半导体） > STM8S105K6T6BTR 数据手册 > STM8S105K6T6BTR 数据手册 1/56 页
￥ 0
STM8S105K6T6BTR 数据手册 - ST Microelectronics（意法半导体）
制造商:
ST Microelectronics（意法半导体）
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P21P22P23P24P25P26P27P28P29P30Hot
原理图在P8P9
封装尺寸在P21P47
型号编码规则在P52
封装信息在P46P47P48P49P50P51
功能描述在P10P11P12P13P14P15P16P17P18P19P20
技术参数、封装参数在P36
应用领域在P7P56
电气规格在P35P36P37P38P39P40P41P42P43P44P45
导航目录
STM8S105K6T6BTR数据手册
Page:
of 56 Go
若手册格式错乱，请下载阅览PDF原文件
Preliminary Data
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to
change without notice.
June 2008 Rev 2 1/56
1
STM8S103xx
STM8S105xx
Access line, STM8S 8-bit MCU, up to 32 Kbytes Flash,
10-bit ADC, timers, USART, SPI, I²C
Features
Core
■ Max f
CPU
: up to 16 MHz
■ Advanced STM8 core with Harvard
architecture and 3-stage pipeline
■ Extended instruction set
Memories
■ Program memory: Up to 32 Kbytes Flash; data
retention 20 years at 85°C after 1 kcycles
■ RAM: Up to 2 Kbytes
Clock, reset and supply management
■ 3.0 to 5.5 V operating voltage
■ Flexible clock control, 4 master clock sources:
– Low power crystal resonator oscillator
– External clock input
– Internal 16 MHz RC
– Internal low power 128 kHz RC
■ Clock security system with clock monitor
■ Power management:
– Low power modes (Wait, Active-halt, Halt)
– Switch-off peripheral clocks individually
■ Permanently active, low consumption power-
on and power-down reset
Interrupt management
■ Nested interrupt controller with 32 interrupts
■ Up to 37 external interrupts on 6 vectors
Timers
■ 2x 16-bit general purpose timers, with 2+3
CAPCOM channels (IC, OC or PWM)
■ Advanced control timer: 16-bit, 4 CAPCOM
channels, 3 complementary outputs, dead-time
insertion and flexible synchronization
■ 8-bit basic timer with 8-bit prescaler
■ Auto wake-up timer
■ 2 watchdog timers: Window watchdog and
independent watchdog
Communications interfaces
■ USART or LINUART with clock output for
synchronous operation, smartcard mode, IrDA
mode, LIN master mode
■ SPI synchronous serial interface up to 8 Mbit/s
■ I
2
C interface up to 400 Kbit/s
Analog to digital converter (ADC)
■ 10-bit, ±1 LSB ADC with up to 10 multiplexed
channels, scan mode and analog watchdog
I/Os
■ Up to 38 I/Os on a 48-pin package including 9
high sink outputs
■ Highly robust I/O design, immune against
current injection
Table 1. Device summary
Reference Root part number
STM8S103xx STM8S103K3
STM8S105xx
STM8S105C6, STM8S105C4,
STM8S105K6, STM8S105K4,
STM8S105S6, STM8S105S4,
LQFP32 7x7 VFQFN32 5x5TSSOP20
LQFP48 7x7 LQFP44 10x10
www.st.com
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
