Datasheet 搜索 > 二极管 > TI（德州仪器） > TPD1E05U06DPYR 数据手册 > TPD1E05U06DPYR 数据手册 10/28 页
￥ 0.073
TPD1E05U06DPYR 数据手册 - TI（德州仪器）
制造商:
TI（德州仪器）
分类:
二极管
封装:
XDFN-2
描述:
TEXAS INSTRUMENTS TPD1E05U06DPYR 静电保护装置, 1通道, 14 V, X1SON, 2 引脚, 5.5 V 新
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P4Hot
典型应用电路图在P1P11P12
原理图在P1P9P11P14
封装尺寸在P18P20P21
标记信息在P18
封装信息在P17P18P19P20P21
技术参数、封装参数在P5
应用领域在P1P11P12P28
电气规格在P6
导航目录
TPD1E05U06DPYR数据手册
Page:
of 28 Go
若手册格式错乱，请下载阅览PDF原文件
TPD1E05U06
,
TPD4E05U06
,
TPD6E05U06
SLVSBO7I –DECEMBER 2012–REVISED JULY 2015
www.ti.com
8.3 Feature Description
The TPDxE05U06 is a family of unidirectional Transient Voltage Suppressor (TVS) Electrostatic Discharge (ESD)
protection diodes with ultra-low capacitance. Each device can dissipate ESD strikes above the maximum level
specified by the IEC 61000-4-2 international standard. The TPDxE05U06's ultra-low loading capacitance makes
it ideal for protecting any high-speed signal pins.
8.3.1 ±15-kV IEC61000-4-2 Level 4 ESD Protection
The I/O pins can withstand ESD events up to ±12-kV contact and ±15-kV air. An ESD/surge clamp diverts the
current to ground.
8.3.2 IEC61000-4-4 EFT Protection
The I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50 ns waveform, 4 kV with 50 Ω
impedance). An ESD/surge clamp diverts the current to ground. This has been validated on the TPD4E05U06
only.
8.3.3 IEC61000-4-5 Surge Protection
The I/O pins can withstand surge events up to 2.5 A and 40 W (8/20 µs waveform). An ESD/surge clamp diverts
this current to ground.
8.3.4 I/O Capacitance
The capacitance between each I/O pin to ground is 0.42 pF (TPD1E05U06), 0.5 pF (TPD4E05U06) or 0.47 pF
(TPD6E05U06). These devices support data rates up to 6.0 Gbps.
8.3.5 DC Breakdown Voltage
The DC breakdown voltage of each I/O pin is a minimum of 6 V. This ensures that sensitive equipment is
protected from surges above the reverse standoff voltage of 5 V.
8.3.6 Ultra-Low Leakage Current
The I/O pins feature an ultra-low leakage current of 10 nA (max) with a bias of 2.5 V.
8.3.7 Low ESD Clamping Voltage
The I/O pins feature an ESD clamp that is capable of clamping the voltage to 10 V (I
PP
= 1 A).
8.3.8 Industrial Temperature Range
This device features an industrial operating range of –40°C to 125°C.
8.3.9 Easy Flow-Through Routing
The layout of this device makes it simple and easy to add protection to an existing layout. The packages offers
flow-through routing, requiring minimal modification to an existing layout.
8.4 Device Functional Modes
TPDxE05U06 is a passive integrated circuit that triggers when voltages are above VBR or below the lower
diodes V
f
(–0.6 V). During ESD events, voltages as high as ±15 kV (air) can be directed to ground via the internal
diode network. Once the voltages on the protected line fall below the trigger levels of TPDxE05U06 (usually
within 10’s of nano-seconds) the device reverts to passive.
10 Submit Documentation Feedback Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
