Datasheet 搜索 > 数模转换器 > TI（德州仪器） > TSC2007IPW 数据手册 > TSC2007IPW 数据手册 1/28 页
器件3D模型￥ 13.41
TSC2007IPW 数据手册 - TI（德州仪器）
制造商:
TI（德州仪器）
分类:
数模转换器
封装:
TSSOP-16
描述:
TEXAS INSTRUMENTS TSC2007IPW 芯片, 触屏控制器
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P4Hot
典型应用电路图在P1P16
原理图在P13P16
封装尺寸在P21P23P24
标记信息在P21P22
封装信息在P20P21P22P23P24
技术参数、封装参数在P5
应用领域在P1P28
电气规格在P7P13
导航目录
TSC2007IPW数据手册
Page:
of 28 Go
若手册格式错乱，请下载阅览PDF原文件
To Seven Other Channels
1DIR
1A1
1B1
1OE
To Seven Other Channels
2DIR
2A1
2B1
2OE
1
47
24
36
48
2
25
13
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
SN74AVC16T245
SCES551E –FEBRUARY 2004–REVISED NOVEMBER 2015
SN74AVC16T245 16-Bit Dual-Supply Bus Transceiver
with Configurable Level-Shifting / Voltage Translation and Tri-State Outputs
1 Features 3 Description
This 16-bit noninverting bus transceiver uses two
1
• Control Inputs V
IH
/V
IL
Levels Are Referenced to
separate configurable power-supply rails. The
V
CCA
Voltage
SN74AVC16T245 device is optimized to operate with
• V
CC
Isolation Feature – If Either V
CC
Input Is at
V
CCA
/V
CCB
set at 1.4 V to 3.6 V. The device is
GND, Both Ports Are in the High-Impedance State
operational with V
CCA
/V
CCB
as low as 1.2 V. The A
port is designed to track V
CCA
. V
CCA
accepts any
• Overvoltage-Tolerant Inputs and Outputs Allow
supply voltage from 1.2 V to 3.6 V. The B port is
Mixed-Voltage-Mode Data Communications
designed to track V
CCB
. V
CCB
accepts any supply
• Fully Configurable Dual-Rail Design Allows Each
voltage from 1.2 V to 3.6 V. This allows for universal
Port to Operate Over the Full 1.2 V to 3.6 V
low-voltage bidirectional translation between any of
Power-Supply Range
the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage
• I
off
Supports Partial-Power-Down Mode Operation
nodes.
• I/Os Are 4.6 V Tolerant
The SN74AVC16T245 device is designed for
• Maximum Data Rates
asynchronous communication between data buses.
The device transmits data from the A bus to the B
– 380 Mbps (1.8 V to 3.3 V Level-Shifting)
bus or from the B bus to the A bus, depending on the
– 200 Mbps (<1.8 V to 3.3 V Level-Shifting)
logic level at the direction-control (DIR) input. The
– 200 Mbps (Level-Shifting to 2.5 V or 1.8 V)
output-enable (OE) input can be used to disable the
outputs so the buses effectively are isolated.
– 150 Mbps (Level-Shifting to 1.5 V)
– 100 Mbps (Level-Shifting to 1.2 V)
The SN74AVC16T245 control pins (1DIR, 2DIR,
1OE, and 2OE) are supplied by V
CCA
.
• Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
Device Information
(1)
• ESD Protection Exceeds JESD 22
PART NUMBER PACKAGE BODY SIZE (NOM)
– 8000-V Human-Body Model (A114-A)
TSSOP (48) 12.50 mm × 6.10 mm
– 200-V Machine Model (A115-A)
TVSOP (48) 9.70 mm × 4.40 mm
SN74AVC16T245
– 1000-V Charged-Device Model (C101)
BGA MICROSTAR
7.00 mm × 4.50 mm
JUNIOR (56)
2 Applications
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
• Personal Electronics
• Industrial
• Enterprise
• Telecom
Logic Diagram (Positive Logic)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
