Web Analytics
Datasheet 搜索 > Cypress Semiconductor(赛普拉斯) > AM29F010B-90EF 数据手册 > AM29F010B-90EF 其他数据使用手册 4/33 页
AM29F010B-90EF
器件3D模型
21.276
导航目录
  • 引脚图在P7
  • 原理图在P6
  • 封装尺寸在P30P31P32
  • 型号编码规则在P8
  • 功能描述在P4
  • 技术参数、封装参数在P1P19P22
AM29F010B-90EF数据手册
Page:
of 33 Go
若手册格式错乱,请下载阅览PDF原文件
2 Am29F010B Am29F010B_00_C8 March 2, 2006
DATA SHEET
GENERAL DESCRIPTION
The Am29F010B is a 1 Mbit, 5.0 Volt-only Flash
memory organized as 131,072 bytes. The Am29F010B
is offered in 32-pin PDIP, PLCC and TSOP packages.
The byte-wide data appears on DQ0-DQ7. The de
-
vice is designed to be programmed in-system with the
standard system 5.0 Volt V
CC
supply. A 12.0 volt V
PP
is not
required for program or erase operations. The device can
also be programmed or erased in standard EPROM
programmers.
This device is manufactured using AMD’s 0.32 µm pro-
cess technology, and offers all the features and benefits
of the Am29F010 and Am29F010A.
The standard device offers access times of 45, 55, 70,
90, and 120 ns, allowing high-speed microprocessors
to operate without wait states. To eliminate bus conten
-
tion the device has separate chip enable (CE#), write
enable (WE#) and output enable (OE#) controls.
The device requires only a single 5.0 volt power sup-
ply for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations.
The device is entirely command set compatible with the
JEDEC single-power-supply Flash standard. Com
-
mands are written to the command register using
standard microprocessor write timings. Register con
-
tents serve as input to an internal state machine that
controls the erase and programming circuitry. Write
cycles also internally latch addresses and data needed
for the programming and erase operations. Reading
data out of the device is similar to reading from other
Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This invokes the Embedded Pro
-
gram algorithm—an internal algorithm that
automatically times the program pulse widths and
verifies proper cell margin.
Device erasure occurs by executing the erase com-
mand sequence. This invokes the Embedded Erase
algorithm—an internal algorithm that automatically
preprograms the array (if it is not already programmed)
before executing the erase operation. During erase, the
device automatically times the erase pulse widths and
verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by reading the DQ7 (Data#
Polling) and DQ6 (toggle) status bits.
After a program
or erase cycle has been completed, the device is ready
to read array data or accept another command.
The sector erase architecture allows memory sectors
to be erased and reprogrammed without affecting the
data contents of other sectors. The device is erased
when shipped from the factory.
The hardware data protection measures include a
low V
CC
detector automatically inhibits write operations
during power transitions. The hardware sector protec
-
tion feature disables both program and erase operations
in any combination of the sectors of memory, and is im
-
plemented using standard EPROM programmers.
The system can place the device into the standby mode.
Power consumption is greatly reduced in this mode.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability, and cost
effectiveness. The device electrically erases all bits
within a sector simultaneously via Fowler-Nordheim
tunneling. The bytes are programmed one byte at a
time using the EPROM programming mechanism of hot
electron injection.

AM29F010B-90EF 数据手册

Cypress Semiconductor(赛普拉斯)
33 页 / 0.93 MByte

AM29F010B90 数据手册

AMD(超微半导体)
AMD(超微半导体)
Spansion(飞索半导体)
AMD(超微半导体)
AMD(超微半导体)
AMD(超微半导体)
Spansion(飞索半导体)
Cypress Semiconductor(赛普拉斯)
Cypress Semiconductor(赛普拉斯)
AMD(超微半导体)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件