Datasheet 搜索 > Renesas Electronics（瑞萨电子） > R5F10377ANA#W5 数据手册 > R5F10377ANA#W5 其他数据使用手册 1/110 页
器件3D模型￥ 12.973
R5F10377ANA#W5 其他数据使用手册 - Renesas Electronics（瑞萨电子）
制造商:
Renesas Electronics（瑞萨电子）
封装:
QFN
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P7Hot
原理图在P11
封装尺寸在P104P105P106
型号编码规则在P4P108
封装信息在P3
技术参数、封装参数在P16P17P18P19P20P21P22P23P24P25P26P27
应用领域在P1P62P63P64P65P66P67P68P69P70P71P72
电气规格在P16P17P18P19P20P21P22P23P24P25P26P27
型号编号列表在P3P4P108
导航目录
R5F10377ANA#W5数据手册
Page:
of 110 Go
若手册格式错乱，请下载阅览PDF原文件
Datasheet
R01DS0193EJ0210 Rev.2.10
Mar 25, 2016
Page 1 of 106
R01DS0193EJ0210
Rev.2.10
Mar 25, 2016
RL78/G12
RENESAS MCU
True Low Power Platform (as low as 63 μA/MHz), 1.8V to 5.5V operation,
2 to 16 Kbyte Flash, 31 DMIPS at 24MHz, for General Purpose Applications
1. OUTLINE
1.1 Features
Ultra-low power consumption technology
V
DD = single power supply voltage of 1.8 to 5.5 V which
can operate at a low voltage
HALT mode
STOP mode
SNOOZE mode
RL78 CPU core
CISC architecture with 3-stage pipeline
Minimum instruction execution time: Can be changed
from high speed (0.04167 s: @ 24 MHz operation with
high-speed on-chip oscillator) to ultra-low speed (1 s:
@ 1 MHz operation)
Address space: 1 MB
General-purpose registers: (8-bit register x 8) x 4 banks
On-chip RAM: 256 B to 2 KB
Code flash memory
Code flash memory: 2 to 16 KB
Block size: 1 KB
Prohibition of block erase and rewriting (security
function)
On-chip debug function
Self-programming (with flash shield window function)
Data flash memory
Note
Data flash memory: 2 KB
Back ground operation (BGO): Instructions are
executed from the program memory while rewriting the
data flash memory.
Number of rewrites: 1,000,000 times (TYP.)
Voltage of rewrites: V
DD = 1.8 to 5.5 V
High-speed on-chip oscillator
Select from 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz,
4 MHz, 3 MHz, 2 MHz, and 1 MHz
High accuracy: +/- 1.0 % (VDD = 1.8 to 5.5 V, TA = -20
to +85 °C)
Operating ambient temperature
T
A = -40 to +85 °C (A: Consumer applications, D:
Industrial applications)
T
A = -40 to +105 °C (G: Industrial applications)
Note
Power management and reset function
On-chip power-on-reset (POR) circuit
On-chip voltage detector (LVD) (Select interrupt and
reset from 12 levels)
DMA (Direct Memory Access) controller
Note
2 channels
Number of clocks during transfer between 8/16-bit SFR
and internal RAM: 2 clocks
Multiplier and divider/multiply-accumulator
16 bits x 16 bits = 32 bits (Unsigned or signed)
32 bits x 32 bits = 32 bits (Unsigned)
16 bits x 16 bits + 32 bits = 32 bits (Unsigned or
signed)
Serial interface
CSI : 1 to 3 channels
UART : 1 to 3 channels
Simplified I
2
C communication : 0 to 3 channels
I
2
C communication : 1 channel
Timer
16-bit timer : 4 to 8 channels
12-bit interval timer : 1 channel
Watchdog timer : 1 channel (operable with the
dedicated low-speed on-chip
oscillator)
A/D converter
8/10-bit resolution A/D converter (V
DD = 1.8 to 5.5 V)
8 to 11 channels, internal reference voltage (1.45 V),
and temperature sensor
Note
I/O port
I/O port: 18 to 26
(N-ch open drain I/O [withstand voltage of 6 V]: 2,
N-ch open drain I/O [V
DD withstand voltage]: 4 to 9)
Can be set to N-ch open drain, TTL input buffer, and
on-chip pull-up resistor
Different potential interface: Can connect to a 1.8/2.5/3
V device
On-chip key interrupt function
On-chip clock output/buzzer output controller
Others
On-chip BCD (binary-coded decimal) correction circuit
Note Can be selected only in HS (high-speed main) mode.
Remark The functions mounted depend on the product.
See 1.7 Outline of Functions.
* There is difference in specifications between every product.
Please refer to specification for details.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
