Web Analytics
Datasheet 搜索 > 锁存器 > Integrated Device Technology(艾迪悌) > 74LVC16373APAG 数据手册 > 74LVC16373APAG 数据手册 5/7 页
74LVC16373APAG
器件3D模型
¥ 2.898
导航目录
  • 引脚图在P2
  • 原理图在P1
  • 技术参数、封装参数在P2P7
  • 应用领域在P1
  • 电气规格在P3
74LVC16373APAG数据手册
Page:
of 7 Go
若手册格式错乱,请下载阅览PDF原文件
INDUSTRIAL TEMPERATURE RANGE
IDT74LVC16373A
3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH
5
Open
VLOAD
GND
VCC
Pulse
Generator
D.U.T.
500
500
CL
RT
VIN
VOUT
(1, 2)
LVC Link
INPUT
VIH
0V
V
OH
VOL
tPLH1
tSK (x)
OUTPUT 1
OUTPUT 2
t
PHL1
tSK (x)
tPLH2
tPHL2
VT
VT
VOH
VT
VOL
tSK(x) = tPLH2 - tPLH1 or tPHL2 - tPHL1
LVC Link
SAME PHASE
INPUT TRANSITION
OPPOSITE PHASE
INPUT TRANSITION
0V
0V
V
OH
VOL
tPLH
tPHL
tPHL
tPLH
OUTPUT
VIH
VT
VT
VIH
VT
LVC Link
DATA
INPUT
0V
0V
0V
0V
tREM
TIMING
INPUT
ASYNCHRONOUS
CONTROL
SYNCHRONOUS
CONTROL
t
SU
tH
tSU
tH
VIH
VT
VIH
VT
VIH
VT
VIH
VT
LVC Link
LOW-HIGH-LOW
PULSE
HIGH-LOW-HIGH
PULSE
VT
tW
VT
LVC Link
CONTROL
INPUT
tPLZ
0V
OUTPUT
NORMALLY
LOW
tPZH
0V
SWITCH
CLOSED
OUTPUT
NORMALLY
HIGH
ENABLE
DISABLE
SWITCH
OPEN
tPHZ
0V
V
OL+VLZ
VOH
VT
VT
tPZL
VLOAD/2
VLOAD/2
VIH
VT
VOL
VOH-VHZ
LVC Link
TEST CIRCUITS AND WAVEFORMS
Propagation Delay
Test Circuit for All Outputs
Enable and Disable Times
Set-up, Hold, and Release Times
NOTES:
1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.
DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
NOTES:
1. Pulse Generator for All Pulses: Rate 10MHz; tF 2.5ns; tR 2.5ns.
2. Pulse Generator for All Pulses: Rate 10MHz; tF 2ns; tR 2ns.
Output Skew - tSK(X)
Pulse Width
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
Symbol VCC
(1)
= 3.3V±0.3V VCC
(1)
= 2.7V VCC
(2)
= 2.5V±0.2V Unit
VLOAD 6 6 2 x Vcc V
VIH 2.7 2.7 Vcc V
VT 1.5 1.5 Vcc / 2 V
VLZ 300 300 150 mV
VHZ 300 300 150 mV
C
L 50 50 30 pF
TEST CONDITIONS
SWITCH POSITION
Test Switch
Open Drain
Disable Low V
LOAD
Enable Low
Disable High GND
Enable High
All Other Tests Open

74LVC16373APAG 数据手册

Integrated Device Technology(艾迪悌)
7 页 / 0.24 MByte
Integrated Device Technology(艾迪悌)
6 页 / 0.39 MByte

74LVC16373 数据手册

Philips(飞利浦)
TI(德州仪器)
16位透明D类锁存器具有三态输出 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
Nexperia(安世)
74LVC16373ADGG,118 编带
NXP(恩智浦)
74LVC 系列 3.6 V 三态 16位 D型 透明锁存器 - TSSOP-48
Integrated Device Technology(艾迪悌)
Nexperia(安世)
74LVC 系列 3.6 V 24 mA 16-位 D-型 透明 锁存器 - SSOP-48
TI(德州仪器)
具有三态输出的 16 位透明 D 型锁存器 48-TSSOP -40 to 85
TI(德州仪器)
16位透明D类锁存器具有三态输出 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
Nexperia(安世)
Nexperia 74LVC16373ADGG,112 16bit位 D 型 透明 弹簧锁, 三态输出, 1.2 → 3.6 V电源, 48引脚
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件