Web Analytics
Datasheet 搜索 > Intel(英特尔) > EP4CE6E22I8LN 数据手册 > EP4CE6E22I8LN 数据手册 17/490 页
EP4CE6E22I8LN
器件3D模型
130.242
导航目录
EP4CE6E22I8LN数据手册
Page:
of 490 Go
若手册格式错乱,请下载阅览PDF原文件
Chapter 1: Cyclone IV FPGA Device Family Overview 1–3
Device Resources
March 2016 Altera Corporation Cyclone IV Device Handbook,
Volume 1
Up to 532 user I/Os
LVDS interfaces up to 840 Mbps transmitter (Tx), 875 Mbps Rx
Support for DDR2 SDRAM interfaces up to 200 MHz
Support for QDRII SRAM and DDR SDRAM up to 167 MHz
Up to eight phase-locked loops (PLLs) per device
Offered in commercial and industrial temperature grades
Device Resources
Tab le 1 1 lists Cyclone IV E device resources.
Table 1–1. Resources for the Cyclone IV E Device Family
Resources
EP4CE6
EP4CE10
EP4CE15
EP4CE22
EP4CE30
EP4CE40
EP4CE55
EP4CE75
EP4CE115
Logic elements (LEs) 6,272 10,320 15,408 22,320 28,848 39,600 55,856 75,408 114,480
Embedded memory
(Kbits)
270 414 504 594 594 1,134 2,340 2,745 3,888
Embedded 18 × 18
multipliers
15 23 56 66 66 116 154 200 266
General-purpose PLLs22444444 4
Global Clock Networks 10 10 20 20 20 20 20 20 20
User I/O Banks 88888888 8
Maximum user I/O
(1)
179 179 343 153 532 532 374 426 528
Note to Table 1–1:
(1) The user I/Os count from pin-out files includes all general purpose I/O, dedicated clock pins, and dual purpose configuration pins. Transceiver
pins and dedicated configuration pins are not included in the pin count.

EP4CE6E22I8LN 数据手册

Intel(英特尔)
490 页 / 13.95 MByte
Intel(英特尔)
44 页 / 0.67 MByte
Intel(英特尔)
135 页 / 0.47 MByte
Intel(英特尔)
12 页 / 0.26 MByte

EP4CE6E22I8 数据手册

Altera(阿尔特拉)
Altera(阿尔特拉)
Intel(英特尔)
Intel(英特尔)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件