Datasheet 搜索 > 电源管理 > TI(德州仪器) > INA226AIDGST 数据手册 > INA226AIDGST 数据手册 5/38 页


¥ 6.712
INA226AIDGST 数据手册 - TI(德州仪器)
制造商:
TI(德州仪器)
分类:
电源管理
封装:
VSSOP-10
描述:
TEXAS INSTRUMENTS INA226AIDGST 电流检测放大器, 双向电流, 1个放大器, 10 µA, MSOP, 10 引脚, -40 °C, 125 °C
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P3Hot
典型应用电路图在P28P29
原理图在P10P21
封装尺寸在P32P34P35
标记信息在P32
封装信息在P31P32P33P34P35
技术参数、封装参数在P4
应用领域在P1P28P29P30P38
电气规格在P5P6
导航目录
INA226AIDGST数据手册
Page:
of 38 Go
若手册格式错乱,请下载阅览PDF原文件

INA226
www.ti.com
SBOS547A –JUNE 2011–REVISED AUGUST 2015
6.5 Electrical Characteristics
T
A
= 25°C, V
VS
= 3.3 V, V
IN+
= 12 V, V
SENSE
= (V
IN+
– V
IN–
) = 0 mV and V
VBUS
= 12 V, unless otherwise noted
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
INPUT
Shunt voltage input range –81.9175 81.92 mV
Bus voltage input range
(1)
0 36 V
CMRR Common-mode rejection 0 V ≤ V
IN+
≤ 36 V 126 140 dB
V
OS
Shunt offset voltage, RTI
(2)
±2.5 ±10 μV
Shunt offset voltage, RTI
(2)
vs
–40°C ≤ T
A
≤ 125°C 0.02 0.1 μV/°C
temperature
Shunt offset voltage, RTI
(2)
vs
PSRR 2.7 V ≤ VS ≤ 5.5 V 2.5 μV/V
Power supply
V
OS
Bus offset voltage, RTI
(2)
±1.25 ±7.5 mV
Bus offset voltage, RTI
(2)
vs
–40°C ≤ T
A
≤ 125°C 10 40 μV/°C
temperature
Bus offset voltage, RTI
(2)
vs power
PSRR 0.5 mV/V
supply
I
B
Input bias current (I
IN+
, I
IN–
pins) 10 μA
VBUS input impedance 830 kΩ
(IN+ pin) + (IN– pin),
Input leakage
(3)
0.1 0.5 μA
Power-down mode
DC ACCURACY
ADC native resolution 16 Bits
Shunt voltage 2.5 μV
1 LSB step size
Bus voltage 1.25 mV
Shunt voltage gain error 0.02% 0.1%
Shunt voltage gain error vs
–40°C ≤ T
A
≤ 125°C 10 50 ppm/°C
temperature
Bus voltage gain error 0.02% 0.1%
Bus voltage gain error vs
–40°C ≤ T
A
≤ 125°C 10 50 ppm/°C
temperature
Differential nonlinearity ±0.1 LSB
CT bit = 000 140 154
CT bit = 001 204 224
μs
CT bit = 010 332 365
CT bit = 011 588 646
t
CT
ADC conversion time
CT bit = 100 1.1 1.21
CT bit = 101 2.116 2.328
ms
CT bit = 110 4.156 4.572
CT bit = 111 8.244 9.068
SMBus
SMBus timeout
(4)
28 35 ms
(1) While the input range is 36 V, the full-scale range of the ADC scaling is 40.96 V. See the Basic ADC Functions section. Do not apply
more than 36 V.
(2) RTI = Referred-to-input.
(3) Input leakage is positive (current flowing into the pin) for the conditions shown at the top of this table. Negative leakage currents can
occur under different input conditions.
(4) SMBus timeout in the INA226 resets the interface any time SCL is low for more than 28 ms.
Copyright © 2011–2015, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: INA226
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件