Web Analytics
Datasheet 搜索 > 微控制器 > NXP(恩智浦) > P89LPC9321FDH,518 数据手册 > P89LPC9321FDH,518 数据手册 1/71 页
P89LPC9321FDH,518
器件3D模型
95.58
导航目录
P89LPC9321FDH,518数据手册
Page:
of 71 Go
若手册格式错乱,请下载阅览PDF原文件
1. General description
The P89LPC9321 is a single-chip microcontroller, available in low cost packages, based
on a high performance processor architecture that executes instructions in two to four
clocks, six times the rate of standard 80C51 devices. Many system-level functions have
been incorporated into the P89LPC9321 in order to reduce component count, board
space, and system cost.
2. Features and benefits
2.1 Principal features
8 kB byte-erasable flash code memory organized into 1 kB sectors and 64-byte pages.
Single-byte erasing allows any byte(s) to be used as non-volatile data storage.
256-byte RAM data memory and a 512-byte auxiliary on-chip RAM.
512-byte customer data EEPROM on-chip allows serialization of devices, storage of
setup parameters, etc.
Two analog comparators with selectable inputs and reference source.
Single Programmable Gain Amplifier (PGA) with selectable gains of 2x, 4x, 8x, or 16x
can be applied to analog comparator inputs.
Two 16-bit counter/timers (each may be configured to toggle a port output upon timer
overflow or to become a PWM output).
A 23-bit system timer that can also be used as real-time clock consisting of a 7-bit
prescaler and a programmable and readable 16-bit timer.
Enhanced UART with a fractional baud rate generator, break detect, framing error
detection, and automatic address detection; 400 kHz byte-wide I
2
C-bus
communication port and SPI communication port.
Capture/Compare Unit (CCU) provides PWM, input capture, and output compare
functions.
2.4 V to 3.6 V V
DD
operating range. I/O pins are 5 V tolerant (may be pulled up or
driven to 5.5 V).
4-level low voltage (brownout) detect allows a graceful system shutdown when power
fails. May optionally be configured as an interrupt.
28-pin TSSOP, PLCC and DIP packages with 23 I/O pins minimum and up to 26 I/O
pins while using on-chip oscillator and reset options.
P89LPC9321
8-bit microcontroller with accelerated two-clock 80C51 core
8 kB 3 V byte-erasable flash with 512-byte data EEPROM
Rev. 2 — 16 November 2010 Product data sheet

P89LPC9321FDH,518 数据手册

NXP(恩智浦)
71 页 / 1.44 MByte
NXP(恩智浦)
12 页 / 0.06 MByte
NXP(恩智浦)
45 页 / 0.38 MByte

P89LPC9321 数据手册

NXP(恩智浦)
8位微控制器,带有加速双时钟80C51核心8 KB的3伏字节可擦除闪存, 512字节数据EEPROM 8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 512-byte data EEPROM
NXP(恩智浦)
NXP(恩智浦)
NXP(恩智浦)
NXP(恩智浦)
8位微控制器,带有加速双时钟80C51核心8 KB的3伏字节可擦除闪存, 512字节数据EEPROM 8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 512-byte data EEPROM
NXP(恩智浦)
8位微控制器,带有加速双时钟80C51核心8 KB的3伏字节可擦除闪存, 512字节数据EEPROM 8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 512-byte data EEPROM
NXP(恩智浦)
8位微控制器,带有加速双时钟80C51核心8 KB的3伏字节可擦除闪存, 512字节数据EEPROM 8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 512-byte data EEPROM
NXP(恩智浦)
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件