Datasheet 搜索 > 微控制器 > NXP（恩智浦） > P89LPC9321FDH,518 数据手册 > P89LPC9321FDH,518 产品手册 1/45 页
器件3D模型￥ 95.59
P89LPC9321FDH,518 产品手册 - NXP（恩智浦）
制造商:
NXP（恩智浦）
分类:
微控制器
封装:
TSSOP-28
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
P89LPC9321FDH,518数据手册
Page:
of 45 Go
若手册格式错乱，请下载阅览PDF原文件
P89LPC920/921/922
8-bit microcontrollers with two-clock 80C51 core
2 kB/4 kB/8 kB 3 V low-power Flash with 256-byte data RAM
Rev. 06 — 21 November 2003 Product data
1. General description
The P89LPC920/921/922 are single-chip microcontrollers designed for applications
demanding high-integration, low cost solutions over a wide range of performance
requirements. The P89LPC920/921/922 is based on a high performance processor
architecture that executes instructions in two to four clocks, six times the rate of
standard 80C51 devices. Many system-level functions have been incorporated into
the P89LPC920/921/922 in order to reduce component count, board space, and
system cost.
2. Features
2.1 Principal features
■ 2 kB/4 kB/8 kB Flash code memory with 1 kB erasable sectors, 64-byte erasable
page size, and single byte erase.
■ 256-byte RAM data memory.
■ Two 16-bit counter/timers. Each timer may be configured to toggle a port output
upon timer overflow or to become a PWM output.
■ Real-Time clock that can also be used as a system timer.
■ Two analog comparators with selectable inputs and reference source.
■ Enhanced UART with fractional baud rate generator, break detect, framing error
detection, automatic address detection and versatile interrupt capabilities.
■ 400 kHz byte-wide I
2
C-bus communication port.
■ Configurable on-chip oscillator with frequency range and RC oscillator options
(selected by user programmed Flash configuration bits). The RC oscillator option
allows operation without external oscillator components. Oscillator options
support frequencies from 20 kHz to the maximum operating frequency of 12 MHz.
The RC oscillator option is selectable and fine tunable.
■ 2.4 V to 3.6 V V
DD
operating range. I/O pins are 5 V tolerant (may be pulled up or
driven to 5.5 V).
■ 15 I/O pins minimum. Up to 18 I/O pins while using on-chip oscillator and reset
options.
2.2 Additional features
■ 20-pin TSSOP and DIP packages.
■ A high performance 80C51 CPU provides instruction cycle times of 167 ns to
333 ns for all instructions except multiply and divide when executing at 12 MHz.
This is 6 times the performance of the standard 80C51 running at the same clock
frequency. A lower clock frequency for the same performance results in power
savings and reduced EMI.
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
