Web Analytics
Datasheet 搜索 > 接口芯片 > TI(德州仪器) > TSB12LV21BPGFG4 数据手册 > TSB12LV21BPGFG4 数据手册 1/6 页
TSB12LV21BPGFG4
器件3D模型
131.774
导航目录
  • 封装尺寸在P3
  • 封装信息在P3P4
  • 应用领域在P4P6
TSB12LV21BPGFG4数据手册
Page:
of 6 Go
若手册格式错乱,请下载阅览PDF原文件
www.ti.com
FEATURES
DESCRIPTION
TSB12LV21B
TSB12LV21BI
TSB12LV21BM
SLLA213 JUNE 2006
(PCILynx-2) IEEE 1394 LINK LAYER CONTROLLER
Supports Plug-and-Play (PnP) Specification
IEEE Standard for 1394-1995 Compliant Generates 32-bit CRC for Transmission of
1394 Packets
IEEE Standard for 1212-1991 Compliant
Performs 32-bit CRC Checking on Reception
Supports IEEE 1394-1995 Link Layer Control
of 1394 Packets
PCI Local Bus Specification Rev. 2.1
Provides PCI Bus Master Function for
Compliant
Supporting DMA Operations
Supports IEEE 1394 Transfer Rates of 100,
Provides PCI Slave Function for Read/Write
200, and 400 Mb per Second
Access of Internal Registers
3.3-V Core Logic While Maintaining 5-V
Supports Distributed DMA Transfers Between
Tolerant Inputs
1394 and Local Bus RAM, ROM, AUX, or
Performs the Function of 1394 Cycle Master
Zoomed Video
Provides 4K Bytes of Configurable FIFO RAM
Advanced Submicron, Low-Power CMOS
Provides Five Scatter-Gather DMA Channels
Technology
Provides Software Control of Interrupt Events
Packaged in a 176-Pin PQFP (PGF)
Provides Four General-Purpose
Input/Outputs
The TSB12LV21B (PCILynx-2) provides a high-performance IEEE 1394-1995 interface with the capability to
transfer data between the 1394 PHY-link interface, the PCI bus interface, and external devices connected to the
local bus interface. The 1394 PHY-link interface provides the connection to the 1394 physical layer device; it is
supported by the onboard link layer controller (LLC). The LLC provides the control for transmitting and receiving
1394 packet data between the FIFO and PHY-link interface at rates of 100 Mbit/s, 200 Mbit/s, and 400 Mbit/s.
The link layer also provides the capability to receive status from the physical layer device and to access the
physical layer control and status registers by the application software. The PCILynx–2 complies with
PCI Local Bus Specification, Revision 2.1
IEEE Standard for a 1394-1995 High Performance Serial Bus
IEEE Standard 1212-1991
IEEE Standard Control and Status Register (CSR) Architecture for Microcomputer Buses
An internal 4Kbyte-memory can be configured as multiple variable-size FIFOs, eliminating the need for external
FIFOs. Separate FIFOs are user configurable to support 1394 receive, asynchronous transmit, and
isosynchronous transmit transfer operations.
The PCI interface supports 32-bit burst transfers up to 33 MHz and is capable of operating both as a master and
as a target device. Configuration registers can be loaded from an external serial EEPROM, allowing board and
system designers to assign their own unique identification codes. An autoboot mode allows data-moving
systems (such as docking stations) to be designed to operate on the PCI bus without the need for a host CPU.
The DMA controller uses packet control list (PCL) data structures to control the transfer of data and allow the
DMA to operate without host CPU intervention. These PCLs can reside in PCI memory or in memory that is
connected to a local bus port. The PCLs implement an instruction set that allows linking, conditional branching,
1394 data transfer control, auxiliary support commands, and status reporting. Five DMA channels accommodate
programmable data types. PCLs can be chained together to form a channel control program that can be
developed to support each DMA channel. Data can be stored in either big endian or little endian format,
eliminating the need for the host CPU to perform byte swapping. Data can be transferred either to 4-byte aligned
locations, to provide the highest performance, or to nonaligned locations, to provide the best memory use.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2006, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.

TSB12LV21BPGFG4 数据手册

TI(德州仪器)
6 页 / 0.06 MByte
TI(德州仪器)
77 页 / 0.52 MByte

TSB12LV21 数据手册

TI(德州仪器)
PCILynx - 1394 至 PCI 链路层控制器
TI(德州仪器)
IEEE 1394链路层控制器 IEEE 1394 LINK LAYER CONTROLLER
TI(德州仪器)
( PCILynx - 2 ), IEEE 1394链路层控制器 (PCILynx-2) IEEE 1394 LINK LAYER CONTROLLER
TI(德州仪器)
TI(德州仪器)
IEEE1394- 1995总线到PCI总线接口 IEEE 1394-1995 BUS TO PCI BUS INTERFACE
TI(德州仪器)
TI(德州仪器)
TI(德州仪器)
TI(德州仪器)
PCILynx - 具有 32 位 PCI I/F 和 4K FIFO 的 PCI 至 1394 3.3V 链路层
TI(德州仪器)
增强型产品 (Pcilynx-2) Ieee 1394 链路层控制器
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件