Datasheet 搜索 > 开发板 > TI（德州仪器） > TPS62175EVM-098 数据手册 > TPS62175EVM-098 其他数据使用手册 3/44 页
￥ 21.433
TPS62175EVM-098 其他数据使用手册 - TI（德州仪器）
制造商:
TI（德州仪器）
分类:
开发板
描述:
TEXAS INSTRUMENTS TPS62175EVM-098 评估模块, TPS62175EVM-098
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P3P4Hot
典型应用电路图在P21P22P31P32
原理图在P12
封装尺寸在P37P39P40
标记信息在P37
封装信息在P37P38P39P40
技术参数、封装参数在P4
应用领域在P21
电气规格在P5P6P7P17
导航目录
TPS62175EVM-098数据手册
Page:
of 44 Go
若手册格式错乱，请下载阅览PDF原文件
PowerPAD
(17)
16
FB
COMP
SS
RT/CLK
PGND
VCC
BOOT
SW
AGND
EN
PGOOD
HDRV
ISNS-
ISNS+
VIN
LDRV
15 14 13
5
6 7 8
1
2
3
4
12
11
10
9
3
TPS43060
,
TPS43061
www.ti.com.cn
ZHCSAP1D –DECEMBER 2012–REVISED SEPTEMBER 2014
Copyright © 2012–2014, Texas Instruments Incorporated
6 Pin Configuration and Functions
WQFN-16 PACKAGE
(TOP VIEW)
Pin Functions
PIN
DESCRIPTION
NAME NO.
RT/CLK 1
Resistor timing and external clock. An external resistor from this pin to the AGND pin programs the switching
frequency between 50 kHz and 1 MHz. Driving the pin with an external clock between 300 kHz to 1 MHz
synchronizes the switching frequency to the external clock.
SS 2 Soft-start programming pin. A capacitor between the SS pin and AGND pin sets soft-start time.
COMP 3
Output of the internal transconductance error amplifier. The feedback loop compensation network is connected from
this pin to AGND.
FB 4
Error amplifier input and feedback pin for voltage regulation. Connect this pin to the center tap of a resistor divider to
set the output voltage.
ISNS– 5
Inductor current sense comparator inverting input pin. This pin is normally connected to the inductor side of the
current sense resistor.
ISNS+ 6
Inductor current sense comparator non-inverting input pin. This pin is normally connected to the VIN side of the
current sense resistor.
VIN 7
The input supply pin to the IC. Connect VIN to a supply voltage between 4.5 and 38 V. It is acceptable for the
voltage on the VIN pin to be different from the boost power stage input, ISNS+, and ISNS– pins.
LDRV 8
Low-side gate driver output. Connect this pin to the gate of the low-side N-channel MOSFET. When VIN bias is
removed, an internal 200-kΩ resistor pulls LDRV to PGND.
PGND 9
Power ground of the IC. Connect this pin to the source of the low-side MOSFET. PGND should be connected to
AGND via a single point on the PCB.
VCC 10
Output of an internal LDO and power supply for internal control circuits and gate drivers. VCC is typically 7.5 V for
the TPS43060 and 5.5 V for the TPS43061. Connect a low-ESR ceramic capacitor from this pin to PGND. TI
recommends a capacitance range from 0.47 to 10 µF.
BOOT 11
Bootstrap capacitor node for high-side MOSFET gate driver. Connect the bootstrap capacitor from this pin to the SW
pin. For the TPS43060, also connect a bootstrap diode from VCC to BOOT.
SW 12
Switching node of the boost converter. Connect this pin to the junction of the drain of the low-side MOSFET, the
source of high-side synchronous MOSFET, and the inductor.
HDRV 13
High-side gate driver output. Connect this pin to the gate of the high-side synchronous rectifier MOSFET. When VIN
bias is removed, this pin is connected to SW through an internal 200-kΩ resistor.
PGOOD 14
Power good indicator. This pin is an open-drain output. TI recommends a 10-kΩ pullup resistor between PGOOD and
VCC or an external logic supply pin.
EN 15
Enable pin with internal pullup current source. Floating this pin will enable the IC. Pull below 1.2 V to enter low
current standby mode. Pull below 0.4 V to enter shutdown mode. The EN pin can be used to implement adjustable
UVLO using two resistors.
AGND 16 Analog signal ground of the IC. AGND should be connected to PGND at a single point on the PCB.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
