Datasheet 搜索 > 微控制器 > Microchip（微芯） > PIC24FJ64GA004-I/PT 数据手册 > PIC24FJ64GA004-I/PT 用户编程技术手册 2/52 页
器件3D模型￥ 12.928
PIC24FJ64GA004-I/PT 用户编程技术手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
微控制器
封装:
TQFP-44
描述:
MICROCHIP PIC24FJ64GA004-I/PT 微控制器, 16位, 通用, PIC24FJ, 32 MHz, 64 KB, 8 KB, 44 引脚, TQFP
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
引脚图在P3P4P5P6P7P8P9Hot
导航目录
PIC24FJ64GA004-I/PT数据手册
Page:
of 52 Go
若手册格式错乱，请下载阅览PDF原文件
PIC24FJXXXGA0XX
DS39768D-page 2 © 2008 Microchip Technology Inc.
The regulator provides power to the core from the other
V
DD pins. A low-ESR capacitor (such as tantalum) must
be connected to the V
DDCORE pin (Figure 2-2 and
Figure 2-3). This helps to maintain the stability of the
regulator. The specifications for core voltage and capac-
itance are listed in Section 7.0 “AC/DC Characteristics
and Timing Requirements”.
FIGURE 2-2: CONNECTIONS FOR THE
ON-CHIP REGULATOR
(64/80/100-PIN DEVICES)
FIGURE 2-3: CONNECTIONS FOR THE
ON-CHIP REGULATOR
(28/44-PIN DEVICES)
VDD
ENVREG
V
DDCORE/VCAP
VSS
PIC24FJXXXGA0XX
CEFC
3.3V
Regulator Enabled (ENVREG tied to VDD):
(10
μF typ)
Note 1: These are typical operating voltages. Refer
to
Section 7.0 “AC/DC Characteristics and
Timing Requirements”
for the full operating
ranges of V
DD and VDDCORE.
VDD
ENVREG
V
DDCORE/VCAP
VSS
PIC24FJXXXGA0XX
3.3V
(1)
2.5V
(1)
Regulator Disabled (ENVREG tied to ground):
VDD
ENVREG
V
DDCORE/VCAP
VSS
PIC24FJXXXGA0XX
2.5V
(1)
Regulator Disabled (VDD tied to VDDCORE):
VDD
DISVREG
V
DDCORE/VCAP
VSS
PIC24FJXXXGA0XX
3.3V
(1)
2.5V
(1)
Regulator Disabled (DISVREG tied to VDD):
VDD
DISVREG
V
DDCORE/VCAP
VSS
PIC24FJXXXGA0XX
2.5V
(1)
Regulator Disabled (VDD tied to VDDCORE):
VDD
DISVREG
V
DDCORE/VCAP
VSS
PIC24FJXXXGA0XX
CEFC
3.3V
(10 μF typ)
Regulator Enabled (DISVREG tied to V
SS):
Note 1: These are typical operating voltages. Refer
to
Section 7.0 “AC/DC Characteristics and
Timing Requirements”
for the full operating
ranges of V
DD and VDDCORE.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
