Datasheet 搜索 > 存储芯片 > Microchip（微芯） > AT28C010E-15JU-235 数据手册 > AT28C010E-15JU-235 数据手册 1/16 页
器件3D模型￥ 261.144
AT28C010E-15JU-235 数据手册 - Microchip（微芯）
制造商:
Microchip（微芯）
分类:
存储芯片
封装:
PLCC-32
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
AT28C010E-15JU-235数据手册
Page:
of 16 Go
若手册格式错乱，请下载阅览PDF原文件
Features
• Fast Read Access Time – 120 ns
• Automatic Page Write Operation
– Internal Address and Data Latches for 128 Bytes
– Internal Control Timer
• Fast Write Cycle Time
– Page Write Cycle Time – 10 ms Maximum
– 1 to 128-byte Page Write Operation
• Low Power Dissipation
– 40 mA Active Current
– 200 µA CMOS Standby Current
• Hardware and Software Data Protection
• DATA Polling for End of Write Detection
• High Reliability CMOS Technology
– Endurance: 10
4
or 10
5
Cycles
– Data Retention: 10 Years
• Single 5V ± 10% Supply
• CMOS and TTL Compatible Inputs and Outputs
• JEDEC Approved Byte-wide Pinout
• Industrial Temperature Ranges
• Green (Pb/Halide-free) Packaging Option Only
1. Description
The AT28C010 is a high-performance electrically-erasable and programmable read-
only memory. Its 1 megabit of memory is organized as 131,072 words by 8 bits. Man-
ufactured with Atmel’s advanced nonvolatile CMOS technology, the device offers
access times to 120 ns with power dissipation of just 220 mW. When the device is
deselected, the CMOS standby current is less than 200 µA.
The AT28C010 is accessed like a Static RAM for the read or write cycle without the
need for external components. The device contains a 128-byte page register to allow
writing of up to 128 bytes simultaneously. During a write cycle, the address and 1 to
128 bytes of data are internally latched, freeing the address and data bus for other
operations. Following the initiation of a write cycle, the device will automatically write
the latched data using an internal control timer. The end of a write cycle can be
detected by DATA
polling of I/O7. Once the end of a write cycle has been detected a
new access for a read or write can begin.
Atmel’s AT28C010 has additional features to ensure high quality and manufacturabil-
ity. The device utilizes internal error correction for extended endurance and improved
data retention characteristics. An optional software data protection mechanism is
available to guard against inadvertent writes. The device also includes an extra
128 bytes of EEPROM for device identification or tracking.
1-megabit
(128K x 8)
Paged Parallel
EEPROM
AT28C010
0353I–PEEPR–08/09
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
