Web Analytics
Datasheet 搜索 > 微控制器 > TI(德州仪器) > LM3S6965-IQC50-A2T 数据手册 > LM3S6965-IQC50-A2T 数据手册 4/761 页
LM3S6965-IQC50-A2T
器件3D模型
249.327
导航目录
LM3S6965-IQC50-A2T数据手册
Page:
of 761 Go
若手册格式错乱,请下载阅览PDF原文件
2.5.4 Vector Table .................................................................................................................. 84
2.5.5 Exception Priorities ....................................................................................................... 85
2.5.6 Interrupt Priority Grouping .............................................................................................. 86
2.5.7 Exception Entry and Return ........................................................................................... 86
2.6 Fault Handling .............................................................................................................. 88
2.6.1 Fault Types ................................................................................................................... 89
2.6.2 Fault Escalation and Hard Faults .................................................................................... 89
2.6.3 Fault Status Registers and Fault Address Registers ........................................................ 90
2.6.4 Lockup ......................................................................................................................... 90
2.7 Power Management ...................................................................................................... 90
2.7.1 Entering Sleep Modes ................................................................................................... 91
2.7.2 Wake Up from Sleep Mode ............................................................................................ 91
2.8 Instruction Set Summary ............................................................................................... 92
3 Cortex-M3 Peripherals ........................................................................................... 95
3.1 Functional Description ................................................................................................... 95
3.1.1 System Timer (SysTick) ................................................................................................. 95
3.1.2 Nested Vectored Interrupt Controller (NVIC) .................................................................... 96
3.1.3 System Control Block (SCB) .......................................................................................... 98
3.1.4 Memory Protection Unit (MPU) ....................................................................................... 98
3.2 Register Map .............................................................................................................. 103
3.3 System Timer (SysTick) Register Descriptions .............................................................. 105
3.4 NVIC Register Descriptions .......................................................................................... 109
3.5 System Control Block (SCB) Register Descriptions ........................................................ 122
3.6 Memory Protection Unit (MPU) Register Descriptions .................................................... 149
4 JTAG Interface ...................................................................................................... 159
4.1 Block Diagram ............................................................................................................ 160
4.2 Signal Description ....................................................................................................... 160
4.3 Functional Description ................................................................................................. 161
4.3.1 JTAG Interface Pins ..................................................................................................... 161
4.3.2 JTAG TAP Controller ................................................................................................... 163
4.3.3 Shift Registers ............................................................................................................ 164
4.3.4 Operational Considerations .......................................................................................... 164
4.4 Initialization and Configuration ..................................................................................... 167
4.5 Register Descriptions .................................................................................................. 167
4.5.1 Instruction Register (IR) ............................................................................................... 167
4.5.2 Data Registers ............................................................................................................ 170
5 System Control ..................................................................................................... 172
5.1 Signal Description ....................................................................................................... 172
5.2 Functional Description ................................................................................................. 172
5.2.1 Device Identification .................................................................................................... 173
5.2.2 Reset Control .............................................................................................................. 173
5.2.3 Power Control ............................................................................................................. 177
5.2.4 Clock Control .............................................................................................................. 178
5.2.5 System Control ........................................................................................................... 183
5.3 Initialization and Configuration ..................................................................................... 184
5.4 Register Map .............................................................................................................. 185
5.5 Register Descriptions .................................................................................................. 186
July 15, 20144
Texas Instruments-Production Data
Table of Contents

LM3S6965-IQC50-A2T 数据手册

TI(德州仪器)
761 页 / 4.64 MByte
TI(德州仪器)
761 页 / 5.41 MByte
TI(德州仪器)
11 页 / 0.32 MByte

LM3S6965IQC50A2 数据手册

TI(德州仪器)
TEXAS INSTRUMENTS  LM3S6965-IQC50-A2  微控制器, 32位, ARM 皮质-M3, 50 MHz, 256 KB, 64 KB, 100 引脚, LQFP
TI(德州仪器)
的Stellaris LM3S6965微控制器 Stellaris LM3S6965 Microcontroller
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件