Web Analytics
Datasheet 搜索 > 微控制器 > TI(德州仪器) > LM3S6965-IQC50-A2T 数据手册 > LM3S6965-IQC50-A2T 数据手册 5/761 页
LM3S6965-IQC50-A2T
器件3D模型
249.791
导航目录
LM3S6965-IQC50-A2T数据手册
Page:
of 761 Go
若手册格式错乱,请下载阅览PDF原文件
6 Hibernation Module .............................................................................................. 239
6.1 Block Diagram ............................................................................................................ 240
6.2 Signal Description ....................................................................................................... 240
6.3 Functional Description ................................................................................................. 241
6.3.1 Register Access Timing ............................................................................................... 241
6.3.2 Clock Source .............................................................................................................. 242
6.3.3 Battery Management ................................................................................................... 243
6.3.4 Real-Time Clock .......................................................................................................... 243
6.3.5 Battery-Backed Memory .............................................................................................. 244
6.3.6 Power Control ............................................................................................................. 244
6.3.7 Initiating Hibernate ...................................................................................................... 244
6.3.8 Interrupts and Status ................................................................................................... 245
6.4 Initialization and Configuration ..................................................................................... 245
6.4.1 Initialization ................................................................................................................. 245
6.4.2 RTC Match Functionality (No Hibernation) .................................................................... 245
6.4.3 RTC Match/Wake-Up from Hibernation ......................................................................... 246
6.4.4 External Wake-Up from Hibernation .............................................................................. 246
6.4.5 RTC/External Wake-Up from Hibernation ...................................................................... 246
6.5 Register Map .............................................................................................................. 246
6.6 Register Descriptions .................................................................................................. 247
7 Internal Memory ................................................................................................... 260
7.1 Block Diagram ............................................................................................................ 260
7.2 Functional Description ................................................................................................. 260
7.2.1 SRAM Memory ............................................................................................................ 260
7.2.2 Flash Memory ............................................................................................................. 261
7.3 Flash Memory Initialization and Configuration ............................................................... 263
7.3.1 Flash Programming ..................................................................................................... 263
7.3.2 Nonvolatile Register Programming ............................................................................... 264
7.4 Register Map .............................................................................................................. 265
7.5 Flash Register Descriptions (Flash Control Offset) ......................................................... 266
7.6 Flash Register Descriptions (System Control Offset) ...................................................... 274
8 General-Purpose Input/Outputs (GPIOs) ........................................................... 287
8.1 Signal Description ....................................................................................................... 287
8.2 Functional Description ................................................................................................. 292
8.2.1 Data Control ............................................................................................................... 293
8.2.2 Interrupt Control .......................................................................................................... 294
8.2.3 Mode Control .............................................................................................................. 295
8.2.4 Commit Control ........................................................................................................... 295
8.2.5 Pad Control ................................................................................................................. 295
8.2.6 Identification ............................................................................................................... 296
8.3 Initialization and Configuration ..................................................................................... 296
8.4 Register Map .............................................................................................................. 297
8.5 Register Descriptions .................................................................................................. 299
9 General-Purpose Timers ...................................................................................... 334
9.1 Block Diagram ............................................................................................................ 335
9.2 Signal Description ....................................................................................................... 336
9.3 Functional Description ................................................................................................. 336
9.3.1 GPTM Reset Conditions .............................................................................................. 336
5July 15, 2014
Texas Instruments-Production Data
Stellaris
®
LM3S6965 Microcontroller

LM3S6965-IQC50-A2T 数据手册

TI(德州仪器)
761 页 / 4.64 MByte
TI(德州仪器)
761 页 / 5.41 MByte
TI(德州仪器)
11 页 / 0.32 MByte

LM3S6965IQC50A2 数据手册

TI(德州仪器)
TEXAS INSTRUMENTS  LM3S6965-IQC50-A2  微控制器, 32位, ARM 皮质-M3, 50 MHz, 256 KB, 64 KB, 100 引脚, LQFP
TI(德州仪器)
的Stellaris LM3S6965微控制器 Stellaris LM3S6965 Microcontroller
器件 Datasheet 文档搜索
器件加载中...
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册,每天更新 5,000 多个 PDF 文件