Datasheet 搜索 > 主动器件 > Maxim Integrated（美信） > MAX3815CCM+D 数据手册 > MAX3815CCM+D 数据手册 8/11 页
器件3D模型￥ 133.289
MAX3815CCM+D 数据手册 - Maxim Integrated（美信）
制造商:
Maxim Integrated（美信）
分类:
主动器件
封装:
TQFP-48
描述:
Maxim Integrated### 视频，Maxim Integrated
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
导航目录
MAX3815CCM+D数据手册
Page:
of 11 Go
若手册格式错乱，请下载阅览PDF原文件
MAX3815
A squelching function can be created by sending the
CLKLOS output through an inverter to the OUTON pin.
This will squelch the CML outputs whenever the clock
signal is removed. A loss-of-signal LED indicator can
be incorporated into the circuit as well (see Figure 3).
Output Level Control (OUTLEVEL) Input
The OUTLEVEL pin is an LVTTL input that allows the
user to select between standard output amplitude
(1000mV
P-P
differential) or one-half output amplitude
(500mV
P-P
differential). Forcing this pin high results in
the standard output signal level, and forcing this pin
low results in the reduced output signal level.
Equalizer Control (EQCONTROL) Input
The EQCONTROL pin allows the user to control the
equalization in one of three ways: forcing the pin to
ground sets the equalizer in automatic equalization
mode, forcing the pin to V
CC
/ 2 sets the equalizer to
minimum equalization, and forcing a voltage between
V
CC
- 1V to V
CC
allows manual control of the equaliza-
tion level applied to the input signals. See the
Typical
Operating Characteristics
for more information.
Power-Down (
PWRDWN
) Input
The PWRDWN pin allows the part to be powered down
to reduce system power consumption. Force the pin
high for normal operation. Force the pin low to power-
down the IC. When powered down, the part consumes
approximately 10mA.
Output On (
OUTON
) Input
The OUTON pin is an LVTTL input. Force the pin low to
enable the outputs. Force the pin high to set a differential
zero on the outputs. When disabled, the outputs will go to
a differential zero, irrespective of the signal at the inputs.
Cable Selection
TMDS performance is heavily dependent on cable
quality. Deterministic jitter (DJ) can be caused by dif-
ferential-to-common-mode conversion (or vice-versa)
TMDS Digital Video Equalizer for DVI/HDMI
Cables
8 _______________________________________________________________________________________
MAX3815
V
CC
RX_IN+/-
50Ω
Figure 4. Simplified Input Circuit Schematic
MAX3815
RX_OUT+
RX_OUT-
V
CC
Figure 5. Simplified Output Circuit Schematic
Interface Models
10kΩ
4.7kΩ
V
CC
OUTON
200Ω
LOSS-OF-CLOCK LED
CLKLOS
Figure 3. Squelch Circuit
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
