Datasheet 搜索 > 存储芯片 > Micron（镁光） > MT41J128M16JT-093G:K 数据手册 > MT41J128M16JT-093G:K 数据手册 150/215 页
￥ 13.334
MT41J128M16JT-093G:K 数据手册 - Micron（镁光）
制造商:
Micron（镁光）
分类:
存储芯片
封装:
FBGA-96
描述:
同步动态随机存取内存(SDRAM) MT41J128M16JT-093G:K FBGA-96
Pictures:
3D模型
符号图
焊盘图
引脚图
产品图
页面导航:
原理图在P14P15P150
封装尺寸在P22P23P24P25
标记信息在P1P2
功能描述在P12P13P150P196
技术参数、封装参数在P26P27P31P32P33P34P35P36P37P38P39P40
电气规格在P26P27P31P32P33P34P35P36P37P38P39P40
型号编号列表在P2
导航目录
MT41J128M16JT-093G:K数据手册
Page:
of 215 Go
若手册格式错乱，请下载阅览PDF原文件
Figure 58: MPR Block Diagram
Memory core
MR3[2] = 0 (MPR off)
DQ, DM, DQS, DQS#
Multipurpose register
predefined data for READs
MR3[2] = 1 (MPR on)
Notes:
1. A predefined data pattern can be read out of the MPR with an external READ com-
mand.
2. MR3[2] defines whether the data flow comes from the memory core or the MPR. When
the data flow is defined, the MPR contents can be read out continuously with a regular
READ or RDAP command.
Table 77: MPR Functional Description of MR3 Bits
MR3[2] MR3[1:0]
FunctionMPR MPR READ Function
0 “Don’t Care” Normal operation, no MPR transaction
All subsequent READs come from the DRAM memory array
All subsequent WRITEs go to the DRAM memory array
1 A[1:0]
(see Table 78 (page 151))
Enable MPR mode, subsequent READ/RDAP commands defined by bits 1 and
2
MPR Functional Description
The JEDEC MPR definition enables either a prime DQ (DQ0 on x4 and x8; on x16, DQ0 =
lower byte and DQ8 = upper byte) to output the MPR data with the remaining DQ driv-
en LOW, or all DQ to output the MPR data. The MPR readout supports fixed READ burst
and READ burst chop (MRS and OTF via A12/BC#) with regular READ latencies and AC
timings applicable, provided the DLL is locked as required.
MPR addressing for a valid MPR read is as follows:
• A[1:0] must be set to 00 as the burst order is fixed per nibble.
• A2 selects the burst order: BL8, A2 is set to 0, and the burst order is fixed to 0, 1, 2, 3, 4,
5, 6, 7.
• For burst chop 4 cases, the burst order is switched on the nibble base along with the
following:
– A2 = 0; burst order = 0, 1, 2, 3
– A2 = 1; burst order = 4, 5, 6, 7
2Gb: x4, x8, x16 DDR3 SDRAM
Mode Register 3 (MR3)
PDF: 09005aef826aaadc
2Gb_DDR3_SDRAM.pdf - Rev. S 02/16 EN
150
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2006 Micron Technology, Inc. All rights reserved.
器件 Datasheet 文档搜索
AiEMA 数据库涵盖高达 72,405,303 个元件的数据手册，每天更新 5,000 多个 PDF 文件
